PCIE Validation Methodology
PCIE Validation Methodology
PCIE Validation Methodology
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
<strong>PCIE</strong> <strong>Validation</strong> <strong>Methodology</strong><br />
The following coverage table indicates how the coverage<br />
metrics are partitioned at different stages of validation and<br />
moving towards the design closure target of 99% plus<br />
coverage.<br />
Metrics<br />
Coverage<br />
Directed Tests<br />
75%<br />
Targeted Random Tests<br />
85%<br />
Total Random<br />
90%<br />
Dynamic Assertion<br />
95%<br />
Static Assertion (IFV)<br />
99%<br />
10