The IA-64 System Architecture - DIG64

More documents

Recommendations

Info

TLB Organization l Separate instruction and data TLBs l Software Manages –TR entries, –Page-table updates l Hardware Manages –TC TLB refill –Broadcast TLB Purge Instruction ITC ITR Data DTC DTR Balance TLB For Efficient Memory Management ®
Virtual Address Translation Region Registers RID RRx <strong>64</strong>-bit Address 63 61 60 Virtual Page # TLB offset 0 RID Virtual Page # Physical Page # Protection “match” “deliver” Physical Address ®
Page 1 and 2: 7KH,$6\VWHP$UFKLWHFWXUH 7XWRULDO)RU
Page 3 and 4: IA-64 System Architecture Agenda l
Page 7 and 8: 64-bit Address Space: Large and Spa
Page 9 and 10: Process Address Space 63 64-bit Add
Page 11 and 12: IA-64 Region Registers 64-bit Addre
Page 13: Virtual Address Translation: TLB l
Page 17 and 18: Variable Page Sizes l Minimum on al
Page 19 and 20: Virtual Memory Model: Example Virtu
Page 21 and 22: IA-64 Interruption Model l Parallel
Page 23 and 24: IA-64 Interruption Process Applicat
Page 25 and 26: IA-64 Interruption Process Applicat
Page 27 and 28: IA-64 Interruption Process IP Appli
Page 29 and 30: Interruption Features l Low interru
Page 31 and 32: IA-64 External Interrupts Processor
Page 33 and 34: IA-64 System Software Stack: OS Boo
Page 35 and 36: OS Calls To Firmware Services 2SHUD
Page 37 and 38: Architected RAS Features - Reliabil
Page 39 and 40: Parallelism and Scalability l Excel
Page 43 and 44: Call to Action l New detailed speci

The IA-64 System Architecture - DIG64

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?