The IA-64 System Architecture - DIG64

More documents

Recommendations

Info

Parallelism Across System Calls Application Address Space Application Code … // make system call br.call _write ... EPC Page (PL promote and execute only) _write: …. epc // privilege promote // without pipeline flush br os_write …. Operating System Kernel (privileged code) os_write: … // perform system call br.ret // demote PL and return to user Fast System Calls Improve Synergy Between OS & Application ®
IA-64 External Interrupts Processor Processor Processor LINT0 (Intel 8259A LINT1 compatible) System Bus IPI messages Interrupt messages Bridge I/O Bus Device Device External Interrupt Controller Device w/Interrupt Controller High Performance Message-Based Interrupts Compatible With Today’s Platforms ®
Page 1 and 2: 7KH,$6\VWHP$UFKLWHFWXUH 7XWRULDO)RU
Page 3 and 4: IA-64 System Architecture Agenda l
Page 7 and 8: 64-bit Address Space: Large and Spa
Page 9 and 10: Process Address Space 63 64-bit Add
Page 11 and 12: IA-64 Region Registers 64-bit Addre
Page 13 and 14: Virtual Address Translation: TLB l
Page 15 and 16: Virtual Address Translation Region
Page 17 and 18: Variable Page Sizes l Minimum on al
Page 19 and 20: Virtual Memory Model: Example Virtu
Page 21 and 22: IA-64 Interruption Model l Parallel
Page 23 and 24: IA-64 Interruption Process Applicat
Page 25 and 26: IA-64 Interruption Process Applicat
Page 27 and 28: IA-64 Interruption Process IP Appli
Page 29: Interruption Features l Low interru
Page 33 and 34: IA-64 System Software Stack: OS Boo
Page 35 and 36: OS Calls To Firmware Services 2SHUD
Page 37 and 38: Architected RAS Features - Reliabil
Page 39 and 40: Parallelism and Scalability l Excel
Page 43 and 44: Call to Action l New detailed speci

The IA-64 System Architecture - DIG64

Create successful ePaper yourself

Delete template?

Save as template?