09.01.2015 Views

PCI_PCIe User Guide_RevA.pdf - Symmetricom

PCI_PCIe User Guide_RevA.pdf - Symmetricom

PCI_PCIe User Guide_RevA.pdf - Symmetricom

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

1.5. Dual-Port RAM Interface<br />

Status Bits Summary<br />

Bit<br />

24<br />

Description<br />

Tracking (T)<br />

0: Locked To Selected Reference<br />

1: Flywheeling (Not Locked)<br />

Phase (P)<br />

25<br />

0: < X Microseconds<br />

1: > X Microseconds<br />

X = 5 (Mode 0) X = 2 (All Other Modes)<br />

Frequency (F)<br />

26<br />

0: < 5 x 10-8<br />

1: > 5 x 10-8<br />

27 Reserved<br />

STATUS: Tracking (Bit 24)<br />

This bit indicates that the TFP is not tracking the reference time source, usually because the time<br />

source has been lost or has become unusable. When a timing Mode change occurs, this bit is set<br />

until the TFP locks to the new timing source.<br />

STATUS: Phase (Bit 25)<br />

This bit indicates the synchronization accuracy of the TFP relative to the timing source. This bit is<br />

updated approximately once per second. When the TFP's oscillator is synchronized to less than 5<br />

microseconds with AM time code mode as a reference and less than 2 microseconds in other modes,<br />

this bit is cleared.<br />

STATUS: Frequency Offset (Bit 26)<br />

This bit is an indication of the TFP on-board oscillator frequency offset relative to the timing source.<br />

This bit reflects the short-term stability of the TFP's oscillator.<br />

1.5. Dual-Port RAM Interface<br />

- 35 -

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!