Systolic arrays for matrix multiplications

More documents

Recommendations

Info

Matrix-vector multiplication onfixed-size linear systolic arrays If dimension of problem is too large and overflowreal limits for the number of PEs in SA thanusage of fixed-size SA become significant Solution: decompose the algorithm and realize itin a finite number of iterations on fixed-size SA Due to bottleneck that memory systemrepresents, specific hardware for addressgeneration which optimizes memory access isnecessary
Address generators Address generators have to provide efficientmemory data access during SA operation andfast data transfer between SA and the hostbefore and at the end of computation Special attention is devoted to addressgeneration units which are designed with aim tospeedup address expression evaluation
Page 1 and 2: Systolic arrays formatrix multiplic
Page 3 and 4: Accelerators To provide the desired
Page 5 and 6: Systolic arraysSystolic Arrays-SA a
Page 7 and 8: ApplicationsDigital signal processi
Page 9: Basic SA topologies 2D SA
Page 13 and 14: Solution Since number of PEs (p) is
Page 15 and 16: The ordering of the input items at
Page 17 and 18: The ordering of the input items at
Page 19 and 20: Hardware structure of MIS_C
Page 21 and 22: Hardware structure of MIS_B
Page 23 and 24: FPGA implementation Implementations
Page 25 and 26: p = 20Area overhead (%)p = 25Area o
Page 27 and 28: How fault tolerance can beachieved?
Page 29 and 30: Fault tolerant algorithm for SA A S
Page 31 and 32: BLSA with pipeline period λ=3
Page 33 and 34: Results In the case of both, BLSA a
Page 35 and 36: How we achieve this? Fault toleranc
Page 37 and 38: A detail concerning voting mechanis
Page 39 and 40: Which of the proposed solutions isb
Page 41 and 42: Simulation results for matrix dimen
Page 43 and 44: Conclusions Systolic arrays can be

Systolic arrays for matrix multiplications

Create successful ePaper yourself

Delete template?

Save as template?