Systolic arrays for matrix multiplications

More documents

Recommendations

Info

Matrix multiplication algorithm onto fault–tolerant hexagonal systolic array Procedure for synthesis hexagonal systolicarray that performs fault-tolerant matrixmultiplication algorithm is proposed The purpose of our work was tosynthesize SA with minimal possiblenumber of PE needed to perform FTmatrix multiplication
How we achieve this? Fault tolerance is achieved throughtriplicated computation of each element ofthe resulting matrix followed by majorityvoting Two architectures are proposed: when voting is performed at the end ofcomputation when voting is performed after eachcomputation step
Page 1 and 2: Systolic arrays formatrix multiplic
Page 3 and 4: Accelerators To provide the desired
Page 5 and 6: Systolic arraysSystolic Arrays-SA a
Page 7 and 8: ApplicationsDigital signal processi
Page 9 and 10: Basic SA topologies 2D SA
Page 11 and 12: Address generators Address generato
Page 13 and 14: Solution Since number of PEs (p) is
Page 15 and 16: The ordering of the input items at
Page 17 and 18: The ordering of the input items at
Page 19 and 20: Hardware structure of MIS_C
Page 21 and 22: Hardware structure of MIS_B
Page 23 and 24: FPGA implementation Implementations
Page 25 and 26: p = 20Area overhead (%)p = 25Area o
Page 27 and 28: How fault tolerance can beachieved?
Page 29 and 30: Fault tolerant algorithm for SA A S
Page 31 and 32: BLSA with pipeline period λ=3
Page 33: Results In the case of both, BLSA a
Page 37 and 38: A detail concerning voting mechanis
Page 39 and 40: Which of the proposed solutions isb
Page 41 and 42: Simulation results for matrix dimen
Page 43 and 44: Conclusions Systolic arrays can be

Systolic arrays for matrix multiplications

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?