Download PDF - International Solid-State Circuits Conference

SESSION 2
IMAGERS
Session Chair: Jan Bosiers, DALSA Professional Imaging, Eindhoven, Netherlands
Associate Chair: Makoto Ikeda, University of Tokyo, Tokyo, Japan
2.1 A 4-Side Tileable Back-Illuminated 3D-Integrated Mpixel CMOS Image Sensor
1:30 PM
1 1 2 1 1 1 1
V. Suntharalingam , R. Berger , S. Clark , J. Knecht , A. Messier , K. Newcomb , D. Rathman ,
1 1 1 1 1 3 3
R. Slattery , A. Soares , C. Stevenson , K. Warner , D. Young , L. Ang , B. Mansoorian ,
1 D. Shaver
1MIT Lincoln Laboratory, Lexington, MA
2Irvine Sensors, Costa Mesa, CA
3Forza Silicon, Pasadena, CA
A 3D-integrated back-illuminated 1Mpixel CMOS image sensor tile includes a stack of
2×32-channel vertically integrated ADC chips, and requires 13.4μm of silicon perimeter to the
pixel array. The tile and system connector design supports 4-side abuttability and burst data
rates of 1Mpixel in 1ms.
2.2 A Gamma, X-Ray and High-Energy-Proton Radiation-Tolerant CIS for Space
Applications
2:00 PM
1 1 1 1 1,2
L. Carrara , C. Niclass , N. Scheidegger , H. Shea , E. Charbon
1EPFL, Lausanne, Switzerland
2Delft University of Technology, Delft, Netherlands
This paper presents a 0.35μm CIS that is tolerant to gamma, X-ray and 11MeV/60MeV proton
radiation. Its core is an array of 32×32 pixels each containing a static memory and a
single-photon detector. A 2-gray-level frame is transfered in 1.2μs. The chip tolerates 1Mrad of
gamma, 40krad of proton, and 1mGy of X-ray radiation. The dark-count-rate degradation is
contained or negligible.
2.3 A 4-Channel 20-to-300Mpixel/s Analog Front-End with Sampled Thermal Noise Below
kT/C for Digital SLR Cameras
2:30 PM
1 2 3 3 2 1 1
R. Kapusta , E. Ibaragi , K. Ni , R. Wang , H. Shinozaki , L. Singer , K. Nakamura
1Analog Devices, Wilmington, MA
2Analog Devices, Tokyo, Japan
3Analog Devices, Beijing, China
A 0.18μm CMOS 4-channel AFE for digital SLR cameras is reported that is optimized for clock
rates of 5 to 75MS/s/channel and that uses nonlinear adaptive biasing based on clock
frequency. Optimization techniques for a multi-channel system achieve -85dB crosstalk and
0.01% channel mismatch. Sub-kT/C sampling achieves 80dB DR and uses capacitors that are
60% smaller than normal.
Break 3:00 PM
18