MCP23017 - Microchip

More documents

Recommendations

Info

MCP23017/MCP23S17 1.6.8 INTERRUPT FLAG REGISTER The INTF register reflects the interrupt condition on the port pins of any pin that is enabled for interrupts via the GPINTEN register. A ‘set’ bit indicates that the associated pin caused the interrupt. This register is ‘read-only’. Writes to this register will be ignored. REGISTER 1-8: INTF – INTERRUPT FLAG REGISTER (ADDR 0x07) R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-0 INT7:INT0: These bits reflect the interrupt condition on the port. Will reflect the change only if interrupts are enabled (GPINTEN) . 1 = Pin caused interrupt. 0 = Interrupt not pending. DS21952B-page 20 © 2007 Microchip Technology Inc.
1.6.9 INTERRUPT CAPTURE REGISTER The INTCAP register captures the GPIO port value at the time the interrupt occurred. The register is ‘read only’ and is updated only when an interrupt occurs. The register will remain unchanged until the interrupt is cleared via a read of INTCAP or GPIO. MCP23017/MCP23S17 REGISTER 1-9: INTCAP – INTERRUPT CAPTURED VALUE FOR PORT REGISTER (ADDR 0x08) R-x R-x R-x R-x R-x R-x R-x R-x ICP7 ICP6 ICP5 ICP4 ICP3 ICP2 ICP1 ICP0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-0 ICP7:ICP0: These bits reflect the logic level on the port pins at the time of interrupt due to pin change 1 = Logic-high. 0 = Logic-low. © 2007 Microchip Technology Inc. DS21952B-page 21
Page 1 and 2: Features • 16-bit remote bidirect
Page 3 and 4: 1.0 DEVICE OVERVIEW The MCP23017/MC
Page 5 and 6: 1.2 Power-on Reset (POR) The on-chi
Page 7 and 8: FIGURE 1-1: MCP23017 I 2 C DEVICE P
Page 9 and 10: 1.5 GPIO Port The GPIO module is a
Page 11 and 12: TABLE 1-6: CONTROL REGISTER SUMMARY
Page 13 and 14: 1.6.2 INPUT POLARITY REGISTER This
Page 15 and 16: 1.6.4 DEFAULT COMPARE REGISTER FOR
Page 17 and 18: 1.6.6 CONFIGURATION REGISTER The IO
Page 19: 1.6.7 PULL-UP RESISTOR CONFIGURATIO
Page 23 and 24: 1.6.11 OUTPUT LATCH REGISTER (OLAT)
Page 25 and 26: 1.7.5 INTERRUPT CONDITIONS There ar
Page 27 and 28: 2.0 ELECTRICAL CHARACTERISTICS Abso
Page 29 and 30: MCP23017/MCP23S17 FIGURE 2-1: LOAD
Page 31 and 32: MCP23017/MCP23S17 TABLE 2-2: I 2 C
Page 33 and 34: FIGURE 2-6: SPI OUTPUT TIMING CS SC
Page 35 and 36: TABLE 2-4: GP AND INT PINS AC Chara
Page 37 and 38: 3.0 PACKAGING INFORMATION 3.1 Packa
Page 39 and 40: MCP23017/MCP23S17 28-Lead Plastic Q
Page 41 and 42: 28-Lead Plastic Shrink Small Outlin
Page 43 and 44: APPENDIX A: REVISION HISTORY Revisi
Page 45 and 46: PRODUCT IDENTIFICATION SYSTEM MCP23
Page 47 and 48: Note the following details of the c

MCP23017 - Microchip

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?