4047 Mono-stable : astable Multivibrator.pdf

December 1992
Features
• High Voltage Type (20V Rating)
• Low Power Consumption: Special CMOS Oscillator
Configuration
• Monostable (One-Shot) or Astable (Free-Running)
Operation
• True and Complemented Buffered Outputs
• Only One External R and C Required
• Buffered Inputs
• 100% Tested for Quiescent Current at 20V
• Standardized, Symmetrical Output Characteristics
• 5V, 10V and 15V Parametric Ratings
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Monostable Multivibrator Features
• Positive or Negative Edge Trigger
• Output Pulse Width Independent of Trigger Pulse
Duration
• Retriggerable Option for Pulse Width Expansion
• Internal Power-On Reset Circuit
• Long Pulse Widths Possible Using Small RC Components
by Means of External Counter Provision
• Fast Recovery Time Essentially Independent of Pulse
Width
• Pulse-Width Accuracy Maintained at Duty Cycles
Approaching 100%
Astable Multivibrator Features
• Free-Running or Gatable Operating Modes
• 50% Duty Cycle
• Oscillator Output Available
• Good Astable Frequency Stability: Frequency Deviation:
- = ±2% + 0.03%/ oC at 100kHz
- = ±0.5% + 0.015%/ oC at 10kHz (Circuits “Trimmed”
to Frequency VDD = 10V ± 10%
Applications
Digital equipment where low power dissipation and/or high noise
immunity are primary design requirements
• Envelope Detection • Frequency Discriminators
• Frequency Multiplication • Timing Circuits
• Frequency Division • Time Delay Applications
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-897
CD4047BMS
CMOS Low-Power
Monostable/Astable Multivibrator
Description
CD4047BMS consists of a gatable astable multivibrator with logic techniques
incorporated to permit positive or negative edge triggered
monostable multivibrator action with retriggering and external counting
options.
Inputs include +TRIGGER, -TRIGGER, ASTABLE, ASTABLE,
RETRIGGER, and EXTERNAL RESET. Buffered outputs are Q, Q, and
OSCILLATOR. In all modes of operation, an external capacitor must be
connected between C-Timing and RC-Common terminals, and an
external resistor must be connected between the R-Timing and RC-
Common terminals.
Astable operation is enabled by a high level on the ASTABLE input or a
low level on the ASTABLE input, or both. The period of the square wave
at the Q and Q Outputs in this mode of operation is a function of the
external components employed. “True” input pulses on the ASTABLE
input or “Complement” pulses on the ASTABLE input allow the circuit to
be used as a gatable multivibrator. The OSCILLATOR output period will
be half of the Q terminal output in the astable mode. However, a 50%
duty cycle is not guaranteed at this output.
The CD4047BMS triggers in the monostable mode when a positive
going edge occurs on the +TRIGGER input while the -TRIGGER is held
low. Input pulses may be of any duration relative to the output pulse.
If retrigger capability is desired, the RETRIGGER input is pulsed. The
retriggerable mode of operation is limited to positive going edge. The
CD4047BMS will retrigger as long as the RETRIGGER input is high,
with or without transitions (See Figure 31)
An external countdown option can be implemented by coupling “Q” to
an external “N” counter and resetting the counter with trigger pulse. The
counter output pulse is fed back to the ASTABLE input and has a duration
equal to N times the period of the multivibrator.
A high level on the EXTERNAL RESET input assures no output pulse
during an “ON” power condition. This input can also be activated to terminate
the output pulse at any time. For monostable operation, whenever
VDD is applied, an internal power on reset circuit will clock the Q
output low within one output period (tM).
The CD4047BMS is supplied in these 14-lead outline packages:
Braze Seal DIP H4Q
Frit Seal DIP H1B
Ceramic Flatpack H3W
Pinout
C 1
R 2
R-C COMMON 3
ASTABLE 4
ASTABLE 5
-TRIGGER 6
VSS 7
CD4047BMS
TOP VIEW
14 VDD
13 OSC OUT
12 RETRIGGER
11 Q
10 Q
9 EXT. RESET
8 +TRIGGER
File Number 3313

Specifications CD4047BMS
Absolute Maximum Ratings Reliability Information
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V
(Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V
DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . .±10mA
Operating Temperature Range. . . . . . . . . . . . . . . . -55 o C to +125 o C
Package Types D, F, K, H
Storage Temperature Range (TSTG) . . . . . . . . . . . -65 o C to +150 o C
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265 o C
At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.79mm) from case for
10s Maximum
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
7-898
Thermal Resistance . . . . . . . . . . . . . . . . θ ja θ jc
Ceramic DIP and FRIT Package . . . . . 80 o C/W 20 o C/W
Flatpack Package . . . . . . . . . . . . . . . . 70 o C/W 20 o C/W
Maximum Package Power Dissipation (PD) at +125 o C
For TA = -55 o C to +100 o C (Package Type D, F, K) . . . . . . 500mW
For TA = +100 o C to +125 o C (Package Type D, F, K) . . . . .Derate
Linearity at 12mW/ o C to 200mW
Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
For TA = Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175 o C
GROUP A
LIMITS
PARAMETER SYMBOL CONDITIONS (NOTE 1) SUBGROUPS TEMPERATURE MIN MAX UNITS
Supply Current IDD VDD = 20V, VIN = VDD or GND 1 +25 oC - 2 µA
2 +125oC - 200 µA
VDD = 18V, VIN = VDD or GND 3 -55oC - 2 µA
Input Leakage Current IIL VIN = VDD or GND VDD = 20 1 +25o C -100 - nA
2 +125oC -1000 - nA
VDD = 18V 3 -55oC -100 - nA
Input Leakage Current IIH VIN = VDD or GND VDD = 20 1 +25oC - 100 nA
2 +125oC - 1000 nA
VDD = 18V 3 -55oC - 100 nA
Input Leakage Curent IIL VDD = 24V, VIN = 11V or GND 1 +25
(Pin 3)
oC -300 - nA
2 +125oC -10 - µA
Input Leakage Current IIH VDD = 26V, VIN = 13V or GND 1 +25
(Pin 3)
oC - 300 nA
2 +125oC - 10 µA
Output Voltage VOL15 VDD = 15V, No Load 1, 2, 3 +25oC, +125oC, -55oC - 50 mV
Output Voltage VOH15 VDD = 15V, No Load (Note 3) 1, 2, 3 +25oC, +125oC, -55oC 14.95 - V
Output Current (Sink)
Q, Q, OSC Out
IOL5 VDD = 5V, VOUT = 0.4V 1 +25oC 0.53 - mA
Output Current (Sink)
Q, Q, OSC Out
Output Current (Sink)
Q, Q, OSC Out
Output Current (Source)
Q, Q, OSC Out
Output Current (Source)
Q, Q, OSC Out
Output Current (Source)
Q, Q, OSC Out
Output Current (Source)
Q, Q, OSC Out
IOL10 VDD = 10V, VOUT = 0.5V 1 +25 o C 1.4 - mA
IOL15 VDD = 15V, VOUT = 1.5V 1 +25 o C 3.5 - mA
IOH5A VDD = 5V, VOUT = 4.6V 1 +25 o C - -0.53 mA
IOH5B VDD = 5V, VOUT = 2.5V 1 +25 o C - -1.8 mA
IOH10 VDD = 10V, VOUT = 9.5V 1 +25 o C - -1.4 mA
IOH15 VDD = 15V, VOUT = 13.5V 1 +25 o C - -3.5 mA
Output Current (Sink) IOL5RC VDD = 5V, VOUT = 0.4V 1 +25oC 0.78 - mA
Output Current (Sink) IOL10RC VDD = 10V, VOUT = 0.5V 1 +25oC 2.0 - mA
Output Current (Sink) IOL15RC VDD = 15V, VOUT = 1.5V 1 +25 o C 5.2 - mA
Output Current (Source) IOH5RC VDD = 5V, VOUT = 4.6V 1 +25 o C - -0.78 mA
Output Current (Source) IOH10RC VDD = 10V, VOUT = 9.5V 1 +25 o C - -2 mA
Output Current (Source) IOH15RC VDD = 15V, VOUT = 13.5V 1 +25 o C - -5.2 mA
N Threshold Voltage VNTH VDD = 10V, ISS = -10µA 1 +25 o C -2.8 -0.7 V

Specifications CD4047BMS
P Threshold Voltage VPTH VSS = 0V, IDD = 10µA 1 +25oC 0.7 2.8 V
Functional F VDD = 2.8V, VIN = VDD or GND 7 +25oC VOH > VOL < V
VDD = 20V, VIN = VDD or GND 7 +25
VDD/2 VDD/2
oC VDD = 18V, VIN = VDD or GND 8A +125oC VDD = 3V, VIN = VDD or GND 8B -55oC Input Voltage Low
(Note 2)
VIL VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25oC, +125oC, -55oC - 1.5 V
Input Voltage High
(Note 2)
Input Voltage Low
(Note 2)
Input Voltage High
(Note 2)
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)
PARAMETER SYMBOL CONDITIONS (NOTE 1)
VIH VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25 o C, +125 o C, -55 o C 3.5 - V
VIL VDD = 15V, VOH > 13.5V,
VOL < 1.5V
VIH VDD = 15V, VOH > 13.5V,
VOL < 1.5V
NOTES:
1. All voltages referenced to device GND, 100% testing being implemented
2. Go/No Go test with limits applied to inputs.
3. For accuracy, voltage is measured differentially to VDD. Limit is 0.050V max..
7-899
GROUP A
SUBGROUPS TEMPERATURE
LIMITS
MIN MAX
1, 2, 3 +25 o C, +125 o C, -55 o C - 4 V
1, 2, 3 +25 o C, +125 o C, -55 o C 11 - V
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
(NOTES 1, 2)
GROUP A
LIMITS
PARAMETER SYMBOL CONDITIONS SUBGROUPS TEMPERATURE MIN MAX UNITS
Propagation Delay TPLH1 VDD = 5V, VIN = VDD or GND 9 +25
Astable, Astable to OSC
oC - 400 ns
10, 11 +125oC, -55oC - 540 ns
Propagation Delay TPHL3 VDD = 5V, VIN = VDD or GND 9 +25
Trigger to Q, Q
TPLH3
oC - 1000 ns
10, 11 +125oC, -55oC - 1350 ns
Propagation Delay TPLH2 VDD = 5V, VIN = VDD or GND 9 +25
(Note 2)
Astable or Astable to Q, Q
TPLH2
oC - 700 ns
10, 11 +125oC, -55oC - 945 ns
Propagation Delay TPHL4 VDD = 5V, VIN = VDD or GND 9 +25
(Note 2)
Retrigger to Q, Q
TPLH4
oC - 600 ns
10, 11 +125oC, -55oC - 810 ns
Propagation Delay TPLH5 VDD = 5V, VIN = VDD or GND 9 +25
(Note 2)
Reset to Q, Q
TPLH5
oC - 500 ns
10, 11 +125o C, -55 o C - 675 ns
Transition Time TTHL VDD = 5V, VIN = VDD or GND 9 +25
TTLH
o C - 200 ns
10, 11 +125 o C, -55 o NOTES:
C - 270 ns
1. VDD = 5V, CL = 50pF, RL = 200K; input TR, TF < 20ns.
2. -55 o C and +125 o C limits guaranteed, 100% testing being implemented.
UNITS

Specifications CD4047BMS
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS
Supply Current IDD VDD = 5V, VIN = VDD or GND 1, 2 -55oC, +25oC - 1 µA
+125 o C - 30 µA
VDD = 10V, VIN = VDD or GND 1, 2 -55 o C, +25 o C - 2 µA
+125 oC - 60 µA
VDD = 15V, VIN = VDD or GND 1, 2 -55oC, +25oC - 2 µA
+125oC - 120 µA
Output Voltage VOL VDD = 5V, No Load 1, 2 +25 oC, +125oC, -55o C
- 50 mV
Output Voltage VOL VDD = 10V, No Load 1, 2 +25 o C, +125 o C,
-55 o C
Output Voltage VOH VDD = 5V, No Load 1, 2 +25 o C, +125 o C,
-55 o C
Output Voltage VOH VDD = 10V, No Load 1, 2 +25 o C, +125 o C,
-55 o C
7-900
LIMITS
- 50 mV
4.95 - V
9.95 - V
Output Current (Sink) IOL5 VDD = 5V, VOUT = 0.4V 1, 2 +125 oC 0.36 - mA
-55oC 0.64 - mA
Output Current (Sink) IOL10 VDD = 10V, VOUT = 0.5V 1, 2 +125 o C 0.9 - mA
-55 oC 1.6 - mA
Output Current (Sink) IOL15 VDD = 15V, VOUT = 1.5V 1, 2 +125oC 2.4 - mA
-55 oC 4.2 - mA
Output Current (Source) IOH5A VDD = 5V, VOUT = 4.6V 1, 2 +125oC - -0.36 mA
-55 o C - -0.64 mA
Output Current (Source) IOH5B VDD = 5V, VOUT = 2.5V 1, 2 +125 oC - -1.15 mA
-55oC - -2.0 mA
Output Current (Source) IOH10 VDD = 10V, VOUT = 9.5V 1, 2 +125 oC - -0.9 mA
-55oC - -1.6 mA
Output Current (Source) IOH15 VDD =15V, VOUT = 13.5V 1, 2 +125 o C - -2.4 mA
-55 oC - -4.2 mA
Input Voltage Low VIL VDD = 10V, VOH > 9V, VOL < 1V 1, 2 +25oC, +125oC, -55oC - 3 V
Input Voltage High VIH VDD = 10V, VOH > 9V, VOL < 1V 1, 2 +25 o C, +125 o C,
-55 o C
Propagation Delay
Astable, Astable to OSC
Propagation Delay
Astable or Astable to Q, Q
Propagation Delay
Trigger to Q, Q
Propagation Delay
Retrigger to Q, Q
Propagation Delay
Reset to Q, Q
+7 - V
TPLH1 VDD = 10V 1, 2, 3 +25oC - 200 ns
VDD = 15V 1, 2, 3 +25oC - 160 ns
TPLH2
TPHL2
TPHL3
TPLH3
TPHL4
TPLH4
TPLH5
TPLH5
Transition Time TTHL
TTLH
VDD = 10V 1, 2, 3 +25oC - 350 ns
VDD = 15V 1, 2, 3 +25o C - 250 ns
VDD = 10V 1, 2, 3 +25 o C - 450 ns
VDD = 15V 1, 2, 3 +25oC - 300 ns
VDD = 10V 1, 2, 3 +25oC - 300 ns
VDD = 15V 1, 2, 3 +25oC - 200 ns
VDD = 10V 1, 2, 3 +25 o C - 200 ns
VDD = 15V 1, 2, 3 +25o C - 140 ns
VDD = 10V 1, 2, 3 +25 o C - 100 ns
VDD = 15V 1, 2, 3 +25oC - 80 ns

Q or Q Deviation from
50% Duty Factor
Minimum Pulse Width
+ Trigger
- Trigger
Minimum Pulse Width
Reset
Specifications CD4047BMS
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)
PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE
QD VDD = 5V 1, 2, 3 +25oC - ±1 %
VDD = 10V 1, 2, 3 +25 o C - ±1 %
VDD = 15V 1, 2, 3 +25 o C - ±0.5 %
TW VDD = 5V 1, 2, 3 +25 oC - 400 ns
VDD = 10V 1, 2, 3 +25oC - 160 ns
VDD = 15V 1, 2, 3 +25oC - 100 ns
TW VDD = 5V 1, 2, 3 +25 oC - 200 ns
VDD = 10V 1, 2, 3 +25o C - 100 ns
VDD = 15V 1, 2, 3 +25 o C - 60 ns
Minimum Retrigger Pulse TW VDD = 5V 1, 2, 3 +25
Width
oC - 600 ns
VDD = 10V 1, 2, 3 +25 o C - 230 ns
VDD = 15V 1, 2, 3 +25 o C - 150 ns
Input Capacitance CIN Any Input 1, 2 +25o NOTES:
C - 7.7 pF
1. All voltages referenced to device GND.
2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized
on initial design release and upon design changes which would affect these characteristics.
3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS
Supply Current IDD VDD = 20V, VIN = VDD or GND 1, 4 +25 oC - 7.5 µA
N Threshold Voltage VNTH VDD = 10V, ISS = -10µA 1, 4 +25oC -2.8 -0.2 V
N Threshold Voltage
Delta
∆VTN VDD = 10V, ISS = -10µA 1, 4 +25oC - ±1 V
7-901
LIMITS
P Threshold Voltage VTP VSS = 0V, IDD = 10µA 1, 4 +25oC 0.2 2.8 V
P Threshold Voltage
Delta
∆VTP VSS = 0V, IDD = 10µA 1, 4 +25oC - ±1 V
Functional F VDD = 18V, VIN = VDD or GND 1 +25oC VOH > VOL <
VDD = 3V, VIN = VDD or GND
VDD/2 VDD/2
Propagation Delay Time TPHL VDD = 5V 1, 2, 3, 4 +25
TPLH
oC - 1.35 x
+25oC Limit
NOTES: 1. All voltages referenced to device GND.
2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
3. See Table 2 for +25oC limit.
4. Read and Record
TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25 O C
PARAMETER SYMBOL DELTA LIMIT
Supply Current - MSI-1 IDD ± 0.2µA
Output Current (Sink) IOL5 ± 20% x Pre-Test Reading
Output Current (Source) IOH5A ± 20% x Pre-Test Reading
LIMITS
MIN MAX
UNITS
V
ns

Specifications CD4047BMS
TABLE 6. APPLICABLE SUBGROUPS
CONFORMANCE GROUP
MIL-STD-883
METHOD GROUP A SUBGROUPS READ AND RECORD
Initial Test (Pre Burn-In) 100% 5004 1, 7, 9 IDD, IOL5, IOH5A
Interim Test 1 (Post Burn-In) 100% 5004 1, 7, 9 IDD, IOL5, IOH5A
Interim Test 2 (Post Burn-In) 100% 5004 1, 7, 9 IDD, IOL5, IOH5A
PDA (Note 1) 100% 5004 1, 7, 9, Deltas
Interim Test 3 (Post Burn-In) 100% 5004 1, 7, 9 IDD, IOL5, IOH5A
PDA (Note 1) 100% 5004 1, 7, 9, Deltas
Final Test 100% 5004 2, 3, 8A, 8B, 10, 11
Group A Sample 5005 1, 2, 3, 7, 8A, 8B, 9, 10, 11
Group B Subgroup B-5 Sample 5005 1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas Subgroups 1, 2, 3, 9, 10, 11
Subgroup B-6 Sample 5005 1, 7, 9
Group D Sample 5005 1, 2, 3, 8A, 8B, 9 Subgroups 1, 2 3
NOTE: 1. 5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.
TABLE 7. TOTAL DOSE IRRADIATION
MIL-STD-883
TEST READ AND RECORD
CONFORMANCE GROUPS METHOD PRE-IRRAD POST-IRRAD PRE-IRRAD POST-IRRAD
Group E Subgroup 2 5005 1, 7, 9 Table 4 1, 9 Table 4
TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS
FUNCTION OPEN GROUND VDD 9V ± -0.5V
50kHz 25kHz
Static Burn-In 1
Note 1
1, 2, 10, 11, 13 3-9, 12 14
Static Burn-In 2
Note 1
1, 2, 10, 11, 13 7 3-6, 8, 9, 12, 14
Dynamic Burn-
In Note 1
- 7, 9, 12 4, 5, 14 1, 2, 10, 11, 13 6, 8 3
Irradiation
Note 2
NOTE:
1, 2, 10, 11, 13 7 3-6, 8, 9, 12, 14
1. Each pin except VDD and GND will have a series resistor of 10K ± 5%, VDD = 18V ± 0.5V
2. Each pin except VDD and GND will have a series resistor of 47K ± 5%; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures,
VDD = 10V ± 0.5V
7-902
OSCILLATOR

CD4047BMS
TABLE 9. FUNCTIONAL TERMINAL CONNECTIONS
In all cases External resistor between terminals 2 and 3 (Note 1)
External capacitor between terminals 1 and 3 (Note 1)
TERMINAL CONNECTIONS OUTPUT PULSE OUTPUT PERIOD OR PULSE
FUNCTION
ASTABLE MULTIVIBRATOR
TO VDD TO VSS INPUT TO FROM
WIDTH
Free Running 4, 5, 6, 14 7, 8, 9, 12 - 10, 11, 13 TA (10, 11) = 4.40 RC
True Gating 4, 6, 14 7, 8, 9, 12 5 10, 11, 13 TA (13) = 2.20 RC (Note 2)
Complement Gating
MONOSTABLE MULTIVIBRATOR
6, 14 5, 7, 8, 9, 12 4 10, 11, 13
Positive Edge Trigger 4, 14 5, 6, 7, 9, 12 8 10, 11 tM (10, 11) = 2.48 RC
Negative Edge Trigger 4, 8, 14 5, 7, 9, 12 6 10, 11
Retriggerable 4, 14 5, 6, 7, 9 8, 12 10, 11
External Countdown (Note 3)
NOTES:
1. See text.
14 5, 6, 7, 8, 9, 12 - 10, 11
2. First positive 1 / 2 cycle pulse width = 2.48 RC. See note follow Monostable Mode Design Information.
3. Input Pulse to Reset of External Counting Chip External Counting Chip Output to Terminal 4.
Logic Diagrams
5
4
6
8
12
9
ASTABLE
ASTABLE
-TRIGGER
+TRIGGER
RETRIGGER
EXTERNAL
RESET
ASTABLE
GATE
CONTROL
MONOSTABLE
CONTROL
C-TIMING
RC
COMMON
3
C
LOW POWER
ASTABLE
MULTIVIBRATOR
RETRIGGER
CONTROL
FIGURE 1. CD4047BMS LOGIC BLOCK DIAGRAM
1
7-903
R
2
R-TIMING
OSCILLATOR OUT
FREQUENCY
DIVIDER (÷2)
Q
Q
13
10
11

Logic Diagrams (Continued)
*
ASTABLE 5
*
ASTABLE 4
*
+TRIGGER 8
*
-TRIGGER 6
VDD
VSS
EXTERNAL
RESET
14
7
*
9
* INPUTS PROTECTED
BY CMOS
PROTECTION
NETWORK
CL
CL
S
D Q
Q
R
FF2, FF4
CL
CL
VDD
VDD
VSS
D Q
FF1
D Q
CL
CL
R1 R2
R1 R2
FF1, FF3
D
CD4047BMS
*
RETRIGGER 12
VSS
FIGURE 2. CD4047BMS LOGIC DIAGRAM
CL
p
n
CL
(a)
(b)
FIGURE 3. DETAIL LOGIC DIAGRAM FOR FLIP-FLOPS FF1 AND FF3 (a) AND FOR FLIP-FLOPS FF2 AND FF4 (b)
7-904
VDD
S
D Q
FF2
CL
CL Q
R
3 RC
**
COMMON
CAUTION: Terminal 3 is more sensitive
to static electrical discharge. Extra
handling precautions are recommended.
D
S
CL
p
n
CL
CL
p
n
CL
R
CL
p
n
CL
R1 R2
CL
p
n
CL
CL
p
n
CL
D Q
FF3
CL
CL
R1 R2
R2 R1
R
CL
p
n
CL
CTC
S
D Q
FF4
CL
CL
R
1
** SPECIAL
RC COMMON
PROTECTION
NETWORK
Q
S
CL
p
n
CL
2 RTC
Q
Q
OSC
OUT
13
10
11
VDD
VSS
Q
Q

Typical Performance Characteristics
OUTPUT LOW (SINK) CURRENT (IOL) (mA)
30
25
20
15
10
5
AMBIENT TEMPERATURE (T A ) = +25 o C
GATE-TO-SOURCE VOLTAGE (VGS) = 15V
5V
10V
0 5 10 15
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
FIGURE 4. TYPICAL OUTPUT LOW (SINK) CURRENT
CHARACTERISTICS
PROPAGATION DELAY TIME (t PHL , t PLH) (ns)
AMBIENT TEMPERATURE (T A ) = +25 o C
FIGURE 6. TYP. OUTPUT HIGH (SOURCE) CURRENT
CHARACTERISTICS
400
300
200
100
GATE-TO-SOURCE VOLTAGE (VGS) = -5V
0
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
-15 -10 -5
-15V
-10V
0
0
FIGURE 8. TYP. PROPAGATION DELAY TIME AS A FUNCTION OF
LOAD CAPACITANCE (ASTABLE, ASTABLE TO Q, Q)
CD4047BMS
-2.5
-5
-7.5
-10
-12.5
-15
SUPPLY VOLTAGE (VDD) = 5V
10V
15V
AMBIENT TEMPERATURE (T A ) = +25 o C
20 40 60 80 100
LOAD CAPACITANCE (CL) (pF)
OUTPUT HIGH (SOURCE) CURRENT (IOH) (mA)
PROPAGATION DELAY TIME (t PHL , t PLH ) (ns)
7-905
OUTPUT LOW (SINK) CURRENT (IOL) (mA)
15.0
12.5
10.0
7.5
5.0
2.5
AMBIENT TEMPERATURE (T A ) = +25 o C
GATE-TO-SOURCE VOLTAGE (VGS) = 15V
5V
10V
0 5 10 15
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
FIGURE 5. MINIMUM OUTPUT LOW (SINK) CURRENT
CHARACTERISTICS
DRAIN-TO-SOURCE VOLTAGE (VDS) (V)
-15 -10 -5
AMBIENT TEMPERATURE (T A ) = +25 o C
GATE-TO-SOURCE VOLTAGE (VGS) = -5V
-15V
-10V
0
0
FIGURE 7. MINIMUM OUTPUT HIGH (SOURCE) CURRENT
CHARACTERISTICS
600
400
200
0
AMBIENT TEMPERATURE (T A ) = +25 o C
SUPPLY VOLTAGE (VDD) = 5V
10V
15V
FIGURE 9. TYP. PROPAGATION DELAY TIME AS A FUNCTION
OF LOAD CAPACITANCE (+ OR - TRIGGER TO Q, Q)
-2.5
-5
-7.5
OUTPUT HIGH (SOURCE) CURRENT (IOH) (mA)
20 40 60 80 100
LOAD CAPACITANCE (CL) (pF)

FIGURE 10. TYP. TRANSITION TIME AS A FUNCTION OF LOAD
CAPACITANCE
FIGURE 12. TYP. ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs SUPPLY VOLTAGE
FIGURE 14. TYP. ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs AMBIENT TEMPERATURE (ULTRA
LOW FREQ.)
CD4047BMS
Typical Performance Characteristics (Continued)
TRANSITION TIME (fTHL, fTLH) (ns)
PERIOD ACCURACY (%)
PERIOD ACCURACY (%)
200
150
100
50
AMBIENT TEMPERATURE (T A ) = +25 o C
SUPPLY VOLTAGE (VDD) = 5V
0
0 20 40 60 80 100
LOAD CAPACITANCE (CL) (pF)
4
3
2
1
0
-1
-2
-3
-4
AMBIENT TEMPERATURE (T A ) = +25 o C
CX = 0.01µF
100kΩ
RX = 1MΩ
10V
15V
0 2 4 6 8 10 12 14 16 18 20
SUPPLY VOLTAGE (VDD) (V)
1 CX = 1µF
RX = 1MΩ
0
-1
-2
10MΩ
10kΩ
SUPPLY VOLTAGE (VDD) = 5V
10V, 15V
10MΩ
10kΩ
1MΩ
100kΩ
10V, 15V
-55 -15 25 65 105 145
AMBIENT TEMPERATURE (TA ) ( o -3
C)
5V
7-906
PERIOD ACCURACY (%)
4
3
2
1
0
-1
AMBIENT TEMPERATURE (T A ) = +25 o C
CX = 1µF
10MΩ
1MΩ AND 100kΩ
10kΩ
10MΩ
-2
-3
RX = 1MΩ AND
100kΩ
-4
10kΩ
0 2 4 6 8 10 12 14 16 18 20
SUPPLY VOLTAGE (VDD) (V)
FIGURE 11. TYP. ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs SUPPLY VOLTAGE
PERIOD ACCURACY (%)
4
3
2
1
0
-1
-2
AMBIENT TEMPERATURE (T A ) = +25 o C
CX = 1000pF
RX = 1MΩ AND
10kΩ
100kΩ
10kΩ
1MΩ AND
10kΩ 10MΩ
-3
10kΩ
-4
0 2 4 6 8 10 12 14 16 18 20
SUPPLY VOLTAGE (VDD) (V)
FIGURE 13. TYP. ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs SUPPLY VOLTAGE
PERIOD ACCURACY (%)
2
1
0
-1
-2
-55
CX = 0.1µF
RX = 1MΩ
5V
10V
15V
SUPPLY VOLTAGE (VDD) = 5V
15V
10V
AMBIENT TEMPERATURE (TA ) ( o -15 25 65 105 145
C)
FIGURE 15. TYP. ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs AMBIENT TEMPERATURE (LOW
FREQ.)

FIGURE 16. TYP. ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs AMBIENT TEMPERATURE (MEDIUM
FREQ.)
FIGURE 18. TYPICAL ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs AMBIENT TEMPERATURE
FIGURE 20. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs
SUPPLY VOLTAGE
CD4047BMS
Typical Performance Characteristics (Continued)
PERIOD ACCURACY (%)
PERIOD ACCURACY (%)
OUTPUT PULSE-WIDTH VARIATION (%)
2
1
0
-1
-2
CX = 0.01µF
RX = 100kΩ
5V AND 10V
15V
SUPPLY VOLTAGE (VDD) = 5V, 10V
15V
-55 -15 25 65 105 145
AMBIENT TEMPERATURE (T A ) ( o C)
20
10
0
-10
-55 -15 25 65 105 145
AMBIENT TEMPERATURE (T A ) ( o C)
8
6
4
2
0
-2
-4
-6
-8
RX = 10kΩ
SUPPLY VOLTAGE (VDD) = 5V
0.01µF, 0.1µF, 1µF
0.001µF
CX = 100pF
AMBIENT TEMPERATURE (T A ) = +25 o C
CX = 0.1µF
10MΩ
RX = 10kΩ, 100kΩ, 1MΩ
100pF
0.001µF
0.01µF, 0.1µF, 1µF
10kΩ, 100kΩ, 1MΩ AND 10MΩ
0 5 10 15 20 25
SUPPLY VOLTAGE (VDD) (V)
7-907
PERIOD ACCURACY (%)
12
10
8
6
4
2
0
-2
CX = 1000pF
RX = 10kΩ
10V AND 15V
5V
SUPPLY VOLTAGE (VDD) = 5V
10V, 15V
-55 -15 25 65 105 145
AMBIENT TEMPERATURE (TA ) ( o -4
-35 -5 45 85 125
C)
FIGURE 17. TYP. ASTABLE OSCILLATOR OR Q, Q PERIOD
ACCURACY vs AMBIENT TEMPERATURE (HIGH
FREQ.)
OUTPUT PULSE-WIDTH VARIATION (%)
8
6
4
2
0
-2
-4
-6
-8
AMBIENT TEMPERATURE (T A ) = +25 o C
CX = 1µF
10kΩ
1kΩ
RX = 100kΩ, 1MΩ, 10MΩ
100kΩ
10kΩ, 1MΩ AND 10MΩ
1kΩ
0 5 10 15 20 25
SUPPLY VOLTAGE (VDD) (V)
FIGURE 19. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs
SUPPLY VOLTAGE
OUTPUT PULSE-WIDTH VARIATION (%)
8
6
4
2
0
-2
-4
-6
-8
AMBIENT TEMPERATURE (T A ) = +25 o C
CX = 1000pF
RX = 1MΩ AND 10Ω
100kΩ
10kΩ
0 5 10 15 20 25
SUPPLY VOLTAGE (VDD) (V)
FIGURE 21. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs
SUPPLY VOLTAGE

FIGURE 22. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs
AMBIENT TEMPERATURE
FIGURE 24. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs
AMBIENT TEMPERATURE
FIGURE 26. TYPICAL POWER DISSIPATION vs OUTPUT
FREQUENCY (VDD = 5V)
CD4047BMS
Typical Performance Characteristics (Continued)
OUTPUT PULSE-WIDTH VARIATION (%)
OUTPUT PULSE-WIDTH VARIATION (%)
POWER DISSIPATION (PD) (µW)
8
6
4
2
0
-2
-4
-6
RX = 100kΩ
SUPPLY VOLTAGE (VDD) = 5V
0.001µF
0.1µF
0.01µF
0.1µF
0.01µF
-8
-55 -15 25 65 105 145
AMBIENT TEMPERATURE (TA ) ( o 0.001µF
-35 5 45 85 125
C)
4
2
0
-2
-4
-6
-8
-10
CX = 1000pF
SUPPLY VOLTAGE (VDD) = 5V OR 10V
-55 -15 25 65 105 145
AMBIENT TEMPERATURE (TA ) ( o -12
-35 5 45 85 125
C)
10 5
10 4
10 3
10 2
10 1
10 0
100kΩ
10kΩ
10MΩ
RX = 1MΩ
ASTABLE MODE
SUPPLY VOLTAGE (VDD) = 5V
C = 0.1µF
C = 0.01µF
C =1000pF
10MΩ
10kΩ
100kΩ
1MΩ
10 -1 10 0 10 1 10 2 10 3 10 4 10 5 10 6
Q OR Q FREQUENCY (F) (Hz)
C =100pF
C =10pF
7-908
OUTPUT PULSE-WIDTH VARIATION (%)
RX = 100kΩ
SUPPLY VOLTAGE (VDD) = 10V OR 15V
-12
-50
AMBIENT TEMPERATURE (TA ) ( o 10
8
6
4
CX = 100pF
2
0.01µF
0
-2
-4
0.1µF, 0.01µF
-6
-8
0.1µF AND 0.001µF
0.001µF
-10
100pF
-35 -15 5 25 45 65 85 105 125 145
C)
FIGURE 23. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs
AMBIENT TEMPERATURE
OUTPUT PULSE-WIDTH VARIATION (%)
4
2
0
-2
-4
-6
-8
-10
-12
-50
10MΩ
RX = 1MΩ
10kΩ
CX = 1000pF
SUPPLY VOLTAGE (VDD) = 15V
100kΩ
10MΩ
10kΩ
100kΩ
AMBIENT TEMPERATURE (TA ) ( o -35 -15 5 25 45 65 85 105 125 145
C)
FIGURE 25. TYPICAL OUTPUT PULSE WIDTH VARIATIONS vs
AMBIENT TEMPERATURE
POWER DISSIPATION (PD) (µW)
10 6
10 5
10 4
10 3
10 2
10 1
ASTABLE MODE
SUPPLY VOLTAGE (VDD) = 10V
C = 0.1µF
C = 0.01µF
C =1000pF
FIGURE 27. TYPICAL POWER DISSIPATION vs OUTPUT
FREQUENCY (VDD = 10V)
1MΩ
10 -1 10 0 10 1 10 2 10 3 10 4 10 5 10 6
Q OR Q FREQUENCY (F) (Hz)
C =100pF
C =10pF

CD4047BMS
Typical Performance Characteristics (Continued)
POWER DISSIPATION (PD) (µW)
10 5
10 4
10 3
10 2
ASTABLE MODE
SUPPLY VOLTAGE (VDD) = 15V
C = 0.1µF
C =1000pF
C = 0.01µF
10 -1 10 0 10 1 10 2 10 3 10 4 10 5 10 6
Q OR Q FREQUENCY (F) (Hz)
FIGURE 28. TYPICAL POWER DISSIPATION vs OUTPUT FREQUENCY (VDD = 15V)
Astable Mode Design Information
Unit-to-Unit Transfer Voltage Variations
The following analysis presents variations from unit to unit as
a function of transfer voltage (VTR) shift (33%-67% VDD) for
free running (astable) operation.
TERMINAL 13
TERMINAL 10
FIGURE 29. ASTABLE MODE WAVEFORMS
t1 = -RC In
t2 = -RC In
VTR
;
VDD + VTR
typically, t1 = 1.1RC
VDD - VTR ;
2VDD - VTR
typically, t2 = 1.1RC
tA = 2(t1 + t2)
(VTR)(VDD - VTR)
= -2RC In
(VDD + VTR)(2VDD - VTR)
Typ:
Min:
Max:
VTR = 0.5VDD
VTR = 0.33VDD
VTR = 0.67VDD
t1 t2 t1 t2
t A /2 t A /2
t A = 4.40RC
t A = 4.62RC
t A = 4.62RC
thus if tA = 4.40RC is used, the variation will be +5%, -0%
due to variations in transfer voltage.
Variations Due to VDD and Temperature Changes
In addition to variations from unit to unit, the astable period
varies with VDD and temperature, Typical variations are presented
in graphical form in Figures 11 to 18 with 10V as reference
for voltage variations curves and +25 o C as reference
for temperature variations curves.
t A
7-909
C =100pF
C =10pF
Monostable Mode Design Information
The following analysis presents variations from unit to unit as a
function of transfer voltage (VTR) shift (33% - 67% VDD) for
one shot (monostable) operation.
TERMINAL 8
TERMINAL 13
TERMINAL 10
FIGURE 30. MONOSTABLE WAVEFORMS
t1´ = -RC In
VTR
;
2VDD
typically, t1´ = 1.38RC
tM = (t1´ + t2)
(VTR)(VDD - VTR)
tM = -RC In
(2VDD - VTR)(2VDD)
where tM = Monostable mode pulse width.
Values for tM are as follows:
Typ:
Min:
Max:
VTR = 0.5VDD
VTR = 0.33VDD
VTR = 0.67VDD
t1´ t2 t1´ t2
tM tM
tM = 2.48RC
tM = 2.71RC
tM = 2.48RC
thus if tM = 2.48RC
is used, the variation will be +9.3%,
-0% due to variations in transfer voltage.
NOTES:
1. In the astable mode, the first positive half cycle has a duration of
tM; succeeding durations are tA /s.
2. In addition to variations from unit to unit, the monostable pulse
width varies with VDD and temperature. These variations are
presented in graphical form in Figures 19 to 26 with 10V as reference
for voltage variation curves and +25 o C as reference for
temperature variation curves.

Retrigger Mode Operation
The CD4047BMS can be used in the retrigger mode to extend
the output pulse duration, or to compare the frequency of an
input signal with that of the internal oscillator. In the retrigger
mode the input pulse is applied to terminal 12, and the output is
taken from terminal 10 or 11. As shown in Figure 31 normal
monostable action is obtained when one retrigger pulse is
applied. Extended pulse duration is obtained when more than
one pulse is applied.
For two input pulses, tRE = t1´ + t1 + 2t2. For more than two
pulses, the output pulse width is an integral number of time periods,
with the first time period being t1´ + t2, typically, 2.48RC, and
all subsequent time periods being t1 + t2, typically, 2.2RC.
External Counter Option
Time tM can be extended by any amount with the use of external
counting circuitry. Advantages include digitally controlled pulse
duration, small timing capacitors for long time periods, and
extremely fast recovery time. A typical implementation is shown
in Figure 32. The pulse duration at the output is
text = (N - 1) (t A ) + (tM + t A /2)
where text = pulse duration of the circuitry, and N is the number
of counts used.
AST
CD4047BMS
Q
INPUT
PULSE
CL
CD4017BMS
R
11
FIGURE 32. IMPLEMENTATION OF EXTERNAL COUNTER OPTION
Timing Component Limitations
OUT
The capacitor used in the circuit should be non polarized and
have low leakage (i.e. the parallel resistance of the capacitor
should be at least an order of magnitude greater than the external
resistor used). There is no upper or lower limit for either R or
C value to maintain oscillation.
+TRIGGER &
RETRIGGER
TERMINALS
8 & 12
OSC OUTPUT
TERMINAL 13
Q OUTPUT
TERMINAL 10
t1´ t2
tRE
12
OPTIONAL
BUFFER
TEXT
t1´ t2 t1´ t2
tRE
CD4047BMS
7-910
However, in consideration of accuracy, C must be much larger
than the inherent stray capacitance in the system (unless this
capacitance can be measured and taken into account). R must
be much larger than the CMOS “ON” resistance in series with
it, which typically is hundreds of Ω. In addition, with very large
values of R, some short term instability with respect to time may
be noted.
The recommended values for these components to maintain
agreement with previously calculated formulas without trimming
should be:
C ≥ 100pF, up to any practical value, for astable modes;
C ≥ 1000pF, up to any practical value for monostable modes.
10kΩ≤ R ≤ 1MΩ
Power Consumption
In the standby mode (Monostable or Astable), power dissipation
will be a function of leakage current in the circuit, as shown
in the static electrical characteristics. For dynamic operation,
the power needed to charge the external timing capacitor C is
given by the following formula:
Astable Mode:
Monostable Mode:
P = 2CV 2 f. (Output at terminal No. 13)
P = 4CV 2 f. (Output at terminal Nos. 10 and 11)
P = (2.9CV2 ) (Duty Cycle)
T
(Output at terminal Nos. 10 to 11)
FIGURE 31. RETRIGGER MODE WAVEFORMS
The circuit is designed so that most of the total power is consumed
in the external components. In practice, the lower the
values of frequency and voltage used, the closer the actual
power dissipation will be to the calculated value.
Because the power dissipation does not depend on R, a
design for minimum power dissipation would be a small value
of C. The value of R would depend on the desired period
(within the limitations discussed above). See Figures 26, 27,
and 28 for typical power consumption in astable mode.
t1´ t2 t1´ t2 t1´ t2 t1´ t2
tRE
t1´ t2 t1´ t2 t1´ t2
tRE

Chip Dimensions and Pad Layout
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240
CD4047BMS
Dimensions in parenthesis are in millimeters and are
derived from the basic inch dimensions as indicated.
Grid graduations are in mils (10 -3 inch).
METALLIZATION: Thickness: 11kÅ − 14kÅ, AL.
PASSIVATION: 10.4kÅ - 15.6kÅ, Silane
BOND PADS: 0.004 inches X 0.004 inches MIN
DIE THICKNESS: 0.0198 inches - 0.0218 inches
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
911
ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029