26.01.2014 Views

TSV technology for large die Cu/low K chip packaging

TSV technology for large die Cu/low K chip packaging

TSV technology for large die Cu/low K chip packaging

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Proposed Test Vehicle (Option 2)<br />

Fine pitch Test <strong>chip</strong><br />

Si interposer with <strong>TSV</strong><br />

RoHS compliant<br />

Solder interconnect<br />

BT Substrate<br />

Features:<br />

Die size:<br />

>= 2x10x12mm*<br />

Chip <strong>technology</strong>:<br />

<strong>Cu</strong>/<strong>low</strong> K* or Al Test <strong>chip</strong><br />

Bump pitch:<br />

50, 100, 150 um<br />

Micro bump type<br />

solder, <strong>Cu</strong>, Au<br />

<strong>TSV</strong> interposer bump pitch:

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!