- Page 1: A Digital Backend Architecture for
- Page 5 and 6: Digital Backends CASPER group The t
- Page 7 and 8: These blocks leverage the Xilinx IP
- Page 9 and 10: V V V V V V V V V V V V V V V V Inp
- Page 11 and 12: F engine ROACH-1 40 Mbps ADC 64ch 1
- Page 13 and 14: 40 Mbps ADC 64ch PFB Reorder FFT 16
- Page 15 and 16: 0 - 3 4 - 7 8 - 11 28 - 31 ….....
- Page 17 and 18: A real-sampled biplex FFT, with out
- Page 19 and 20: 40 Mbps ADC 64ch PFB Reorder FFT 16
- Page 21 and 22: Phase corrections preparations 20 c
- Page 23 and 24: X engine expects groups of a single
- Page 25 and 26: X engine expects groups of a single
- Page 27 and 28: X engine expects groups of a single
- Page 29 and 30: X engine expects groups of a single
- Page 31 and 32: X engine expects groups of a single
- Page 33 and 34: X engine expects groups of a single
- Page 35 and 36: X engine expects groups of a single
- Page 37 and 38: 32 bit x 64t each antennas interliv
- Page 39 and 40: …packaging… data in: 128 sample
- Page 41 and 42: Phase corrections done! 40 Phase co
- Page 43 and 44: The Fourier Imager (S engine) expec
- Page 45 and 46: t 0 t 1 t 1024 t end a0c0 a0c1 a1c0
- Page 47 and 48: The Fourier Imager (S engine) expec
- Page 49 and 50: S engine data order t 2^20 t 3072 t
- Page 51 and 52: Control Signals and Registers 50 SY
- Page 53 and 54:
Control Signals and Registers 52 AD
- Page 55 and 56:
Control Signals and Registers X_SNA
- Page 57 and 58:
Control Signals and Registers STATU
- Page 59 and 60:
Getting data from F engine 58 Accep
- Page 61 and 62:
Getting data from F engine 60 Decod
- Page 63 and 64:
X engines 62 Slice: n_xeng_bits - s
- Page 65 and 66:
X engines 64 TVG block: Test Vector
- Page 67 and 68:
CASPER Windowed X-Engine block 66 D
- Page 69 and 70:
CASPER Windowed X-Engine block The
- Page 71 and 72:
X engines 70 Sync and Valid signals
- Page 73 and 74:
Vector Accumulator and Packetizer V
- Page 75 and 76:
Sending data over 10GbE of the 2 X-
- Page 77 and 78:
Main Control Signals and Registers
- Page 79 and 80:
Main Control Signals and Registers
- Page 81 and 82:
Getting data from F engine 80 Accep
- Page 83 and 84:
Buffering and preparing data for Sp
- Page 85 and 86:
Spatial FFT - Stage 1 84 Each anten
- Page 87 and 88:
Spatial FFT - Stage 1 86 Subband ma
- Page 89 and 90:
Spatial FFT - Stage 1 88 Keep contr
- Page 91 and 92:
Spatial FFT - Tranpose 90 Transpose
- Page 93 and 94:
Spatial FFT - Power spectrum 92 Squ
- Page 95 and 96:
Spatial FFT - Integration 94 Data i
- Page 97 and 98:
Spatial FFT - Quantization 96 You c
- Page 99 and 100:
Main Control Signals and Registers
- Page 101 and 102:
Main Control Signals and Registers
- Page 103:
Bibliography [1] Parsons, A., et al