06.03.2014 Views

A Digital Backend Architecture for Fourier Imaging

A Digital Backend Architecture for Fourier Imaging

A Digital Backend Architecture for Fourier Imaging

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

with a peer-to-peer XAUI protocol, while the data will be passed to the workstation encapsulated<br />

in UDP packets.<br />

Figure 1: one of the ROACH boards at Medicina without the chassis.<br />

Programming and Libraries<br />

The System Generator is a DSP design tool from Xilinx that enables the use of The Mathworks<br />

model-based design environment Simulink <strong>for</strong> FPGA design. Over 90 DSP building blocks are<br />

provided in the Xilinx DSP blockset <strong>for</strong> Simulink. These blocks include the common DSP building<br />

blocks such as adders, multipliers and registers. Also included are a set of complex DSP building<br />

blocks such as <strong>for</strong>ward error correction blocks, FFTs, filters and memories.<br />

Figure 2: A view of some XILINX blocks used in Simulink<br />

5

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!