Floating Point Vector Processing on an FPGA
Floating Point Vector Processing on an FPGA
Floating Point Vector Processing on an FPGA
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
<str<strong>on</strong>g>Vector</str<strong>on</strong>g> Compressi<strong>on</strong> <strong>an</strong>d Exp<strong>an</strong>si<strong>on</strong><br />
• Compress<br />
Mask <str<strong>on</strong>g>Vector</str<strong>on</strong>g><br />
1 A[0]<br />
0 A[1]<br />
1 A[2]<br />
1 A[3]<br />
1 A[4]<br />
0 A[5]<br />
0 A[6]<br />
1 A[7]<br />
Mask <str<strong>on</strong>g>Vector</str<strong>on</strong>g><br />
1 A[0]<br />
1 A[2]<br />
1 A[3]<br />
1 A[4]<br />
1 A[7]<br />
0 ‐<br />
0 ‐<br />
0 ‐<br />
• Exp<strong>an</strong>d<br />
Mask <str<strong>on</strong>g>Vector</str<strong>on</strong>g><br />
1 A[0]<br />
0 ‐<br />
1 A[2]<br />
1 A[3]<br />
1 A[4]<br />
0 ‐<br />
0 ‐<br />
1 A[7]