Intel(r) 82552V Fast Ethernet PHY Datasheet
Intel(r) 82552V Fast Ethernet PHY Datasheet
Intel(r) 82552V Fast Ethernet PHY Datasheet
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
<strong>82552V</strong> <strong>Fast</strong> <strong>Ethernet</strong> <strong>PHY</strong>—<strong>Datasheet</strong><br />
Mode<br />
R/W<br />
3:0 reserved<br />
HW Rst<br />
4’hE<br />
SW Rst<br />
Retain<br />
Table 33.<br />
System mode control 3 (Address Offset = 0x03 (Hex), or 3(Decimal))<br />
Mode<br />
R/W<br />
15 Reserved<br />
HW Rst 0<br />
SW Rst 0<br />
14 First_LUFrame_TX<br />
13 Phy_pll_on<br />
Mode R/W<br />
HW Rst 0<br />
SW Rst Retain<br />
Mode R/W<br />
HW Rst 1<br />
SW Rst Retain<br />
1 = the frame with link_status(register17.10) asserted<br />
in the middle of the frame will not be transmitted at<br />
all;<br />
0 = frames will be transmitted when link is up.<br />
PLL control bit, makes AND connection with input pin<br />
phy_pll_on to control PLL,<br />
1 = PLL is always on, except iddq mode;<br />
0 = PLL is control by hibernate module.<br />
Mode<br />
R/W<br />
12:11 reesrved<br />
HW Rst 2’b11<br />
SW Rst<br />
Retain<br />
10 LED test control<br />
Mode R/W<br />
HW Rst 0<br />
SW Rst Retain<br />
1: when power on reset, the LED will not light.<br />
0: when power on reset, the LED will light for 2.5s.<br />
9:0 reserved<br />
Mode<br />
HW Rst<br />
SW Rst<br />
R/W<br />
10’h3FF<br />
Retain<br />
45