Self-Timed SRAM for Energy Harvesting Systems - Electronics ...

References
[1] International Technology Roadmap for Semiconductors: http://public.itrs.net/.
[2] Alain J. Martin, “The limitations to delay-insensitivity in asynchronous circuits”, In Willian J. Dally
ed, Advanced Research in VLSI, pp263-278, MIT press, 1990.
[3] D. Sylvester, K. Agarwal, S. Shah, “Variability in nanometer CMOS: Impact, analysis, and minimization”,
Integration the VLSI journal, No. 41, pp. 319-339, 2008.
[4] H. Saito, A. Kondratyev, J. Cortadella, L. Lavagno and A. Yakovlev., “What is the cost of delay
insensitivity”, Proc. ICCAD’99, San Jose, CA, pp. 316-323, Nov. 1999.
[5] L.S. Nielsen, and J. Staunstrup, “Design and verification of a self-timed RAM”, Proc. of the IFIP
international conference on VLSI 1995.
[6] Vincent Wing-Yun Sit, et al., “A four phase handshaking asynchronous static RAM design for selftimed
systems”, IEEE Journal of solid-state circuits, pp. 90-96, Vol. 34, No.1, January 1999.
[7] Tan Soon-Hwei, et al., “A 160Mhz 45mw asynchronous dual-port 1Mb CMOS SRAM”, Proc. of
IEEE conference on electron Devices and solid-state circuits 2005.
[8] J. Dama, and A. Lines, “GHz asynchronous SRAM in 65nm”, Proc. of 15 th IEEE symposium on
asynchronous circuits and systems 2009.
[9] M. F. Chang, S. M. Yang, and K. T. Chen, “Wide Vdd embedded asynchronous SRAM with dualmode
self-timed technique for dynamic voltage systems”, IEEE trans. on circuits and systems I, pp.
1657-1667, Vol. 56, No. 8, August 2009.
[10] A. Wang and A. Chandrakasan, “A 180mv subthreshold FFT processor using a minimum energy
design methodology”, IEEE Journal of solid-state circuits, pp. 310-319, Vol. 40, No. 1, January
2005.
[11] A. Sekiyama, et al., “A 1-V operating 256 Kb full CMOS SRAM”, IEEE Journal of solid-state
circuits, pp. 776-782, Vol. 27, No. 5, May 1992.
[12] B. S. Amrutur and A. Horowitz, “A Replica technique for wordline and sense control in low power
SRAM’s”, IEEE Journal of solid-state circuits, pp. 1208-1219, Vol. 33, No.8, August 1998.
[13] Andrey Mokhov, et al., “power elastic systems: Discrete event control, concurrency reduction and
hardware implementation”, Tech. Report NCL-EECE-MSD-TR-2009-151, School of EECE, Newcastle
University.
[14] V. Varshavsky, et al., “A self-timed random access memory”, USSR Patent, 1988.
[15] Bo Zhai, et al., “A Sub-200mV 6T SRAM in 0.13um CMOS”, Proc. of ISSCC, 2007.
[16] Jens Sparsø, and Steve Furber, “Principles of asynchronous circuit design: a system perspective”,
Kluwer Academic Publishers, Boston, 2001.
[17] V. Reddi, M. Gupta, G. Holloway, et al., “Voltage emergency prediction: a signature-based approach
to reducing voltage emergencies”, In Proc. of international symposium on high-performance computer
architecture (HPCA-15), 2009.