MC95FG0128 - abov.co.kr

More documents

Recommendations

Info

VDD18P16/INT6nTESTP17/INT7DSDAP20/AN0/AVREFDSCLP21/AN1VDDP22/AN2LPFP23/AN3VSSP24/AN4P63/XOUTP25/AN5P62/XINVSSnRESETVDDP61/EC3P26/AN6P60/EC2P27/AN7P30/USS1/AN8P57/T5(PWM5)P31/ACK1/AN9P56/T4(PWM4)P55/T3(PWM3)P32/TxD1/AN10P54/T2(PWM2)P33/RxD1/AN11<strong>MC95FG0128</strong>P00/PCI00/USS0P01/PCI01/ACK0P02/PCI02/TxD0P03/PCI03/RxD0P04/PCI04/SUBXINP05/PCI05/SUBXOUTP06/PCI06/SCLP07/PCI07/SDAP10/INT0P11/INT1P12/INT2P13/INT3P14/INT4P15/INT5VSSVDD64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 491234567891011121314151617 18 19MC95FG6128L4847464544434241403938373635343320 21 22 23 24 25 26 27 28 29 30 31 32P53/T1(PWM1)P52/T0P51/EC0P50/BUZP47/MISO1P46/MOSI1P45/SCK1P44/SSS1P43/RxD2P42/TxD2P41/ACK2P40/USS2P37/MISO0P36/MOSI0/AN14P35/SCK0/AN13P34/SSS0/AN12Figure 3-4 <strong>MC95FG0128</strong> 64 pin LQFP assignment20 Jan 16, 2012 Ver.2.6
Page 1 and 2: MC95FG0128ABOV SEMICONDUCTOR Co., L
Page 3 and 4: MC95FG0128Published by FAE Team2009
Page 5 and 6: MC95FG012810.5 Interrupt Sequence .
Page 8 and 9: MC95FG0128Figure 11-15 PWM Mode ...
Page 10 and 11: MC95FG0128MC95FG01281. OverviewCMOS
Page 12 and 13: MC95FG01281.4 Development Tools1.4.
Page 14 and 15: MC95FG01282. Block DiagramnTESTDSCL
Page 19: DSDAP20/AN0/AVREFP21/AN1DSCLP22/AN2
Page 25 and 26: MC95FG0128Figure 4-4 64 pin LQFP pa
Page 27 and 28: MC95FG01285. Pin DescriptionTable 5
Page 29 and 30: MC95FG0128P80Port P8P818-Bit I/O Po
Page 31 and 32: MC95FG01286. Port Structures6.1 Gen
Page 33 and 34: MC95FG01287. Electrical Characteris
Page 35 and 36: MC95FG01287.4 Voltage Dropout Conve
Page 37 and 38: MC95FG01287.9 PLL CharacteristicsTa
Page 39 and 40: MC95FG01287.11 AC CharacteristicsTa
Page 41 and 42: MC95FG01287.13 Typical Characterist
Page 43 and 44: MC95FG0128FFFFH64K BytesTotal128K B
Page 45 and 46: MC95FG01287FH7F776F7E766E7D 7C 7B75
Page 47 and 48: 34MC95FG01288.4 SFR Map8.4.1 SFR Ma
Page 49 and 50: MC95FG0128DPH1 (Data Pointer High 1
Page 51: MC95FG01289. I/O Ports9.1 I/O Ports
Page 54 and 55: MC95FG01289.3 Px Port9.3.1 Px Port
Page 56 and 57: MC95FG012810. Interrupt Controller1
Page 58 and 59: MC95FG012810.3 Block DiagramIEDS0IE
Page 60 and 61: MC95FG0128interrupt return instruct
Page 62 and 63: MC95FG012810.7 Multi InterruptIf tw
Page 64 and 65: MC95FG012810.11 Interrupt TimingInt
Page 66 and 67: MC95FG012810.13 Interrupt Register
Page 68 and 69: MC95FG0128INT22EINT21EINT20EINT19EI
Page 70 and 71:
MC95FG0128EIEDGE (External Interrup
Page 72 and 73:
MC95FG012811.1.3 Register MapTable
Page 74 and 75:
MC95FG0128Fvco = Fvcoin * FBdivFpll
Page 76 and 77:
MC95FG012811.2.4 Bit Interval Timer
Page 78 and 79:
MC95FG012811.3.4 Watch Dog Timer Re
Page 80 and 81:
MC95FG012811.4 WT11.4.1 OverviewThe
Page 82 and 83:
MC95FG0128WT Interrupt Interval=(fw
Page 84 and 85:
MC95FG012811.5.1.2 8 Bit Timer/Coun
Page 86 and 87:
MC95FG012811.5.1.3 16 Bit Timer/Cou
Page 88 and 89:
MC95FG0128CDR0, CDR1 LoadT0/T1 Valu
Page 90 and 91:
MC95FG0128Table 11-7 PWM Frequency
Page 92 and 93:
MC95FG012811.5.1.7 8-Bit (16 Bit) C
Page 94 and 95:
MC95FG0128CDR0[7:0]T0 Capture dataT
Page 96 and 97:
MC95FG012811.5.2 16-bit Timer/Event
Page 98 and 99:
MC95FG0128Table 11-9 PWM Frequency
Page 100 and 101:
MC95FG0128PWM3HPR C7 H W FF H PWM 3
Page 102 and 103:
MC95FG01281 Positive (Duty Match: S
Page 104 and 105:
MC95FG012811.5.3 Timer Interrupt St
Page 106 and 107:
MC95FG012811.6.3 Register MapTable
Page 108 and 109:
MC95FG012811.7.2 Block DiagramSCLKU
Page 110 and 111:
MC95FG012811.7.4 External Clock (XC
Page 112 and 113:
MC95FG0128P odd = D n-1 ^ … ^ D 3
Page 114 and 115:
MC95FG0128When the Receive Complete
Page 116 and 117:
MC95FG0128RxDSTOP 1(A) (B) (C)Sampl
Page 118 and 119:
MC95FG0128XCK(UCPOL=0)XCK(UCPOL=1)S
Page 120 and 121:
MC95FG0128USIZE[2:0]UDORDUCPOLUCPHA
Page 122 and 123:
MC95FG0128USTATx (USART Status Regi
Page 124 and 125:
MC95FG0128UBAUDx(USART Baud-Rate Ge
Page 126 and 127:
MC95FG012811.8 SPI11.8.1 OverviewTh
Page 128 and 129:
MC95FG012811.8.5 Timing WaveformSCK
Page 130 and 131:
MC95FG0128SPIDRx (SPI Data Register
Page 132 and 133:
MC95FG0128SDASCLData line Stable:Da
Page 134 and 135:
MC95FG0128line if another clock is
Page 136 and 137:
MC95FG0128MLOST bit in I2CSR is set
Page 138 and 139:
MC95FG012811.9.8.2 Master ReceiverT
Page 140 and 141:
MC95FG012811.9.8.3 Slave Transmitte
Page 142 and 143:
MC95FG01283. When a START condition
Page 144 and 145:
MC95FG012811.9.10 I 2 C Register de
Page 146 and 147:
MC95FG0128SCLL[7:0]This register de
Page 148 and 149:
MC95FG012811.10 12-Bit A/D Converte
Page 150 and 151:
MC95FG0128SET ADCM2Select ADC Clock
Page 152 and 153:
MC95FG0128ADDL[11:8]LSB align, A/D
Page 154 and 155:
MC95FG012811.11.2 Calculator Regist
Page 156 and 157:
MC95FG0128#define CAL_DIV_BY_0 0x04
Page 158 and 159:
MC95FG012812.3 IDLE modeThe power c
Page 160 and 161:
MC95FG012812.5 Release Operation of
Page 162 and 163:
MC95FG012813. RESET13.1 OverviewThe
Page 164 and 165:
MC95FG0128Slow VDD Rise Time, max 0
Page 166 and 167:
MC95FG012813.6 External RESETB Inpu
Page 168 and 169:
MC95FG0128“H”VDDInternal nPOR
Page 170 and 171:
MC95FG012814. On-chip Debug System1
Page 172 and 173:
MC95FG0128Figure 14-2 10-bit transm
Page 174 and 175:
MC95FG0128Acknowledge bittransmissi
Page 176 and 177:
MC95FG012815.2.2 Register descripti
Page 178 and 179:
MC95FG0128FEARL (Flash and EEPROM a
Page 180 and 181:
MC95FG01281615 14 13 12 11 10 9 8 7
Page 182 and 183:
MC95FG012815.4 Serial In-System Pro
Page 184 and 185:
MC95FG0128(1) Write 0xAA to 0xF555.
Page 186 and 187:
MC95FG012815.4.1.9 Flash program ve
Page 188 and 189:
MC95FG0128Step 7. Start bulk erase.
Page 190 and 191:
MC95FG012815.5 Parallel Mode15.5.1
Page 192 and 193:
MC95FG01281 - byte write with 3 - b
Page 194 and 195:
MC95FG012815.7 SecurityMC95FG0128 p
Page 196 and 197:
MC95FG012817. APPENDIXA. Instructio
Page 198 and 199:
MC95FG0128CPL C Complement carry 1
Page 200:
MC95FG0128while(1){if (P00==1){ P10
show all

MC95FG0128 - abov.co.kr

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?