02.12.2012 Views

FPGA Design in VHDL - ALSE

FPGA Design in VHDL - ALSE

FPGA Design in VHDL - ALSE

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

“C”,<br />

MatLab,<br />

etc...<br />

“C”,<br />

MatLab,<br />

etc...<br />

D<strong>in</strong><br />

Dout<br />

Rom<br />

Test Bench Structure Example<br />

U.U.T.<br />

<strong>VHDL</strong> RTL<br />

<strong>VHDL</strong> Test Bench<br />

Console<br />

Results<br />

© Bert CUZEAU - <strong>ALSE</strong> - http://www.alse-fr.com<br />

Behavioral HDL<br />

models<br />

(µP, memories,<br />

peripherals,<br />

etc…)<br />

?

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!