Video Surveillance Implementation Using FPGAs - Altera

Altera Corporation Video Surveillance Implementation Using FPGAs
Encapsulation of the TS data for Ethernet uses IP and the user datagram protocol (UDP). Optionally, the real-time
transport protocol (RTP) can also be used. Dedicated hardware performs the encapsulation, maximizing the
throughput of the reference design and minimizing latency. Frames can be processed, transmitted, and received at the
Ethernet line rate, which supports an aggregate TS bandwidth of over 900 Mbps for a gigabit Ethernet link. For
multiple TS interfaces, the reference design individually maps each one to a specific UDP/IP socket (combination of
IP address and UDP port). All other encapsulation parameters also can be individually configured per TS. The
reference design supports IP multicast and includes a Nios ® II processor. Software running on the Nios II processor
configures the operation of the reference design and handles any Ethernet management traffic.
Systems Interfaces
Altera and its partners offer several interface cores that are relevant to video surveillance systems. These include
DDR2 SDR DRAM Controllers, ATA Hard Disk Drive Controller, and PCI Express.
Benchmarks
An 4-channel D1 solution or 16-channel CIF solution with H.264 baseline profile encoding, deinterlacing, scaling,
color space conversion, and noise reduction using 2D FIR filtering can be implemented in Altera's Cyclone III
EP3C55 FPGA.
Conclusion
The ideal surveillance architecture will have the following characteristics: high performance, flexibility, easy
upgradability, low development cost, and a migration path to lower cost as the application matures and volume
ramps. Altera's FPGAs in conjunction with the feature-rich Altera Video and Image Processing Suite, Altera Video
over IP reference design, and partner's compression solutions offer video system designers all the key building blocks
needed to produce such a system.
Further Information
■ Altera's Video and Image Processing Solutions website:
www.altera.com\video_imaging
■ Altera’s Video Processing Reference Design:
www.altera.com/end-markets/refdesigns/sys-sol/broadcast/ref-post-processing.html
Acknowledgements
■ Tam Do, Senior Technical Marketing Manager, Broadcast/Automotive/Consumer Business Unit, Altera
Corporation
101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
http://www.altera.com
Copyright © 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device
designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service
marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products
are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
7