PSoC™ Mixed-Signal Array Final Data Sheet - svn
PSoC™ Mixed-Signal Array Final Data Sheet - svn
PSoC™ Mixed-Signal Array Final Data Sheet - svn
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
CY8C29x66 <strong>Final</strong> <strong>Data</strong> <strong>Sheet</strong> 3. Electrical Specifications<br />
PLL<br />
Enable<br />
F PLL<br />
PLL<br />
Gain<br />
Figure 3-3. PLL Lock Timing Diagram<br />
PLL<br />
Enable<br />
F PLL<br />
PLL<br />
Gain<br />
Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram<br />
32K<br />
Select<br />
F 32K2<br />
0<br />
T PLLSLEW<br />
Figure 3-5. External Crystal Oscillator Startup Timing Diagram<br />
F 24M<br />
T PLLSLEWLOW<br />
Figure 3-6. 24 MHz Period Jitter (IMO) Timing Diagram<br />
F 32K2<br />
1<br />
T OS<br />
Jitter24M1<br />
Jitter32k<br />
Figure 3-7. 32 kHz Period Jitter (ECO) Timing Diagram<br />
24 MHz<br />
24 MHz<br />
November 12, 2004 Document No. 38-12013 Rev. *G 28<br />
32 kHz
Change language