CAEN V767 128 Channel Gen. Purpose MH TDC - Physics

02/07/2003 V767 User's Manual – Rev.4
SELECT ADDRESS
RESET MODE:
Select Address bit.
= 0 Base addresses are selected via Rotary Switch
(power-on default);
= 1 Base addresses are selected via internal ADER registers.
Sets the module to a permanent RESET status. The RESET is
released only via write access with the relevant bit set to 1 in the
Bit Clear Register, see § 3.7.
N.B.: After a Power-On or a VME Reset or a Sys-Res command, it is necessary to
issue a command which makes the module wait for about 2 s to allow its
initialisation (see, for example, the C-like language software example in § 5.9).
3.7. BIT CLEAR REGISTER
(Base address + %0008 read/write)
This register allows to clear the bits in the above described Bit Set Register. A write
access with the bits to 1 sets the relevant bits to 1 in the register and clears the register
content. A write access with the bits set to 0 does NOT clear the register content. The
structure of the register is identical to the Bit Set Register. A read access returns the
status of this register.
3.8. INTERRUPT LEVEL REGISTER
(Base address + %000A read/write)
The 3 LSB of this register contain the value of the interrupt level (Bits 3 to 15 are
meaningless).
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
LEV
Interrupt Level
Fig. 3.7: Interrupt Level Register
3.9. INTERRUPT VECTOR REGISTER
(Base address + %000C read/write)
This register contains the value of the Interrupt STATUS/ID that the V767
INTERRUPTER places on the VME data bus during the Interrupt Acknowledge cycle
(Bits 8 to 15 are meaningless).
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
S T A T U S / I D
Interrupt STATUS/ID
Fig. 3.8: Interrupt Vector Register
NPO:
00001/97:V767x.MUTx/04 Page 30 of 75