Unit – 3 Session - 12 Data Processing Circuits - VTU e-Learning ...

More documents

Recommendations

Info

10CS 33 LOGIC DESIGN UNIT – 3 Data Processing Circuits PAL - Pros and Cons PALs are not an universal logic solution. Only some of the fundamental products can be generated and ORed at the final outputs. But PALs have enough flexibility to produce all kinds of complicated logic functions. PALs have the advantage of 16 inputs compared to the typical limit of 8 inputs for PROMs. Programmable Logic Arrays In Programmable Logic Arrays (PLAs) both the AND array and the OR array are programmable. PLAs along with ROMs and PALs, are included in the more general classification of ICs called programmable logic devices (PLDs). PLDs The block diagrams of the three PLDs are as shown below: B. S. Umashankar, BNMIT Page 6
10CS 33 LOGIC DESIGN UNIT – 3 Data Processing Circuits The structure of Programmable Logic Array (PLA) is as shown below: We can use PLA for combinational logic circuit design. Example: Realize a 7-segment decoder using PLA. Solution: The truth table of 7-segment decoder is as shown: B. S. Umashankar, BNMIT Page 7
Page 1 and 2: 10CS 33 LOGIC DESIGN UNIT - 3 Data
Page 3 and 4: 10CS 33 LOGIC DESIGN UNIT - 3 Data
Page 5: 10CS 33 LOGIC DESIGN UNIT - 3 Data
Page 9: 10CS 33 LOGIC DESIGN UNIT - 3 Data

Unit – 3 Session - 12 Data Processing Circuits - VTU e-Learning ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?