Presentation on System-Level Design and Verification using ADS ...

More documents

Recommendations

Info

Verify EVM Design Performance EVM at Signal Source Output is Degraded by the Fixed-Point FIR Effects of 11-Bit Fixed-Point FIR EVM at Output of 1 st Circuit Amplifier, Circuit Pre-Amplifier, and Final Output- meets 17.5% Specification Top-Level Design Still Meets Specifications with RF Circuits and Fixed-Point Baseband Design …Now Use AVM to Enhance System Simulation Speed Asia EEsof Spring Technology Forum Page 19
Automatic Verification Modeling (AVM) New simulation technology based on static non-linear behavior of circuits Intended for fast co-simulation from Agilent Ptolemy- not for use in A/RF schematic window alone Automatic characterization when Agilent Ptolemy simulation is launched Re-use previous characterization data for additional speed improvements Asia EEsof Spring Technology Forum Page 20
Page 1 and 2: Agilent EEsof EDA This document is
Page 3 and 4: Design & Verification Flow System D
Page 5 and 6: ADS Top-Down Design Flow Bottom-Up
Page 7 and 8: ADS System-Level Modeling Amplifier
Page 9 and 10: Applying System-Level Modeling in a
Page 11 and 12: Case Study: Transmitter Design Exam
Page 13 and 14: Design Specifications for Example T
Page 15 and 16: Perform Simulation and Verify ACLR
Page 17 and 18: Circuit/RFIC Design: RF Circuit and
Page 19: Verify ACLR Design Performance Meet
Page 23 and 24: Setup Circuit Envelope Controller f
Page 25 and 26: System Integration: RF Behavioral M
Page 27 and 28: Example of AmplifierP2D Model Small
Page 29 and 30: Replace Circuit Design with Behavio
Page 31 and 32: Replace Fixed-Point FIR Filter with
Page 33 and 34: ACLR Performance of Final Design wi
Page 35 and 36: System Verification: Start System-L
Page 37 and 38: Insert HW DUT in the Simulation Pat
Page 39 and 40: Picture of Test Signal Downloaded f
Page 41 and 42: Access Impact on System Performance
Page 43 and 44: Create Simulation Model of Amplifie
Page 45 and 46: Compare Simulated vs. Measured ACLR
Page 47 and 48: Include the Effects of Residual EVM
Page 49 and 50: Use the Meas-Based Model to Re-Iter
Page 51 and 52: Final System Design EVM Performance
Page 53 and 54: Appendix
Page 55 and 56: IQ Modulator Measurement-Based Mode
Page 57 and 58: Demo: ADS Simulation with 89600 VSA

Presentation on System-Level Design and Verification using ADS ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?