Presentation on System-Level Design and Verification using ADS ...

More documents

Recommendations

Info

New Predicted System Performance with HW DUT in the Simulation Path Original New Predicted w/ Simulated DUT-in-Simulation-Path Main Ch. Power 24.87 dBm 23.71 dBm % EVM 4.54 % 4.71 % ACLR, +10 MHz 44.67 dB 44.54 dB ACLR, +5 MHz 33.41 dB 32.66 dB ACLR, -5 MHz 33.21 dB 32.47 dB ACLR, -10 MHz 44.57 dB 44.24 dB System Integration Problem Found…System Will Not Meet Specifications With Component Hardware …Create Simulation Model From DUT Hardware to Re-Work System Design in Simulation Asia EEsof Spring Technology Forum Page 41
Create Simulation Model of Amplifier DUT to Re-Work Design in Simulation Select PNA. Enter power range. Select measurement. Select Amplifier Model. Click ‘Measure.’ Asia EEsof Spring Technology Forum Page 42
Page 1 and 2: Agilent EEsof EDA This document is
Page 3 and 4: Design & Verification Flow System D
Page 5 and 6: ADS Top-Down Design Flow Bottom-Up
Page 7 and 8: ADS System-Level Modeling Amplifier
Page 9 and 10: Applying System-Level Modeling in a
Page 11 and 12: Case Study: Transmitter Design Exam
Page 13 and 14: Design Specifications for Example T
Page 15 and 16: Perform Simulation and Verify ACLR
Page 17 and 18: Circuit/RFIC Design: RF Circuit and
Page 19 and 20: Verify ACLR Design Performance Meet
Page 21 and 22: Automatic Verification Modeling (AV
Page 23 and 24: Setup Circuit Envelope Controller f
Page 25 and 26: System Integration: RF Behavioral M
Page 27 and 28: Example of AmplifierP2D Model Small
Page 29 and 30: Replace Circuit Design with Behavio
Page 31 and 32: Replace Fixed-Point FIR Filter with
Page 33 and 34: ACLR Performance of Final Design wi
Page 35 and 36: System Verification: Start System-L
Page 37 and 38: Insert HW DUT in the Simulation Pat
Page 39 and 40: Picture of Test Signal Downloaded f
Page 41: Access Impact on System Performance
Page 45 and 46: Compare Simulated vs. Measured ACLR
Page 47 and 48: Include the Effects of Residual EVM
Page 49 and 50: Use the Meas-Based Model to Re-Iter
Page 51 and 52: Final System Design EVM Performance
Page 53 and 54: Appendix
Page 55 and 56: IQ Modulator Measurement-Based Mode
Page 57 and 58: Demo: ADS Simulation with 89600 VSA

Presentation on System-Level Design and Verification using ADS ...

Create successful ePaper yourself

Delete template?

Save as template?