ks0073 34com / 60seg driver & controller for dot matrix lcd

More documents

Recommendations

Info

KS0073 34COM / 60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD (Table 6. continued) Instruction Set CGRAM Address Instruction Code RE RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Description Set CGRAM address in address 0 0 0 0 1 AC5 AC4 AC3 AC2 AC1 AC0 counter. Execution Time (fosc 270 kHz) 39 µs Set SEGRAM Address 1 0 0 0 1 X X AC3 AC2 AC1 AC0 Set SEGRAM address in address counter. 39 µs Set DDRAM Address 0 0 0 1 AC6 AC5 AC4 AC3 AC2 AC1 AC0 Set DDRAM address in address counter. 39 µs Set Scroll Quantity Set the quantity of horizontal dot 1 0 0 1 X SQ5 SQ4 SQ3 SQ2 SQ1 SQ0 scroll. 39 µs Read Busy Flag and Address Write Data Read Data X 0 1 BF AC6 AC5 AC4 AC3 AC2 AC1 AC0 X 1 0 D7 D6 D5 D4 D3 D2 D1 D0 X 1 1 D7 D6 D5 D4 D3 D2 D1 D0 Can be known whether during internal operation or not by reading BF. The contents of address counter can also be read. (BF = “1”: busy state, BF = “0”: ready state) Write data into internal RAM (DDRAM/CGRAM/SEGRAM) Read data from internal RAM (DDRAM/CGRAM/SEGRAM) 0 µs 43 µs 43 µs * NOTE: When an MPU program with Busy Flag (DB7) checking is made, 1/2Fosc is necessary for executing the next instruction by the falling edge of the ‘E’ signal after the Busy Flag (DB7) goes to “Low”. “X” : Don't care
KS0073 34COM / 60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD 1) Display Clear RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 1 Clear all the display data by writing “20H” (space code) to all DDRAM address, and set DDRAM address to “00H” into AC (address counter). Return cursor to the original status, bringing the cursor to the left edge on first line of the display. Make entry mode increment (I/D = “1”). 2) Return Home: (RE = 0) RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 1 X Return Home is a cursor return home instruction. Set DDRAM address to “00H” into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change. 3) Power Down Mode Set: (RE = 1) RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 1 PD Power down mode enable bit set instruction. PD = “High”, it makes KS0073 suppress current consumption except the current needed for data storage by executing the next three functions. 1. make the output value of all the COM/SEG ports VDD 2. make the COM/SEG output value of the extension driver VDD by setting D output to “High” and M output to “Low” 3. disable voltage converter to remove the current through the divide resistor of power supply. This instruction can be used as power sleep mode. When PD = “Low”, power down mode becomes disabled.
Page 1 and 2: KS0073 34COM / 60SEG DRIVER & CONTR
Page 27: KS0073 34COM / 60SEG DRIVER & CONTR
Page 79 and 80:
KS0073 34COM / 60SEG DRIVER & CONTR
show all

ks0073 34com / 60seg driver & controller for dot matrix lcd

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?