MC80F7708 - abov.co.kr

More documents

Recommendations

Info

MC80F77086. PORT STRUCTURESR01/EC0, R06/INT0, R07/INT1, R41/IN2, R44/INT3R20/AN0~R23/AN3, R24/AN4~R25/AN5Pull upReg.Open DrainReg.Data Reg.Dir. Reg.Sub Func.Input DataSub Func.Input Enable0MUX1NoiseCancellerRDV DDV SSV DDPull-up Tr.V DDPinV SSData BusData Reg.Dir. Reg.AN0 ~ AN5Pull upReg.Open DrainReg.ADC EnableChannel Selection0MUX1RDV DDV SSPull-up Tr.PinR04/BUZO, R10/PWM1/T2OPull upReg.V DDPull-up Tr.Note: R24/AN4 and R25/AN5 are available toMC80F7708Q.V DDOpen DrainReg.V DDRESET(R47)Data BusData Reg.Sub Func.Output DataDir. Reg.0MUX1V SSV SSPinPull upReg.RDV DDPull-up Tr.Sub Func.Output Enable0MUX1RDInternal RESETIRESET Disable(Configurationoption bit)V SSPin12 December 3, 2012 Ver 1.21
MC80F7708R43 (X IN ), R42 (X OUT )X IN , X OUT (Crystal or Ceramic resonator)SX IN , SX OUTV DDMAINCLOCKPull-upReg.X OUTOpen DrainV SSReg.V DDData Reg.DirectionX INReg.STOPV SSX IN , X OUT (@RC, R)Data BusIN8MCLKV DDIN4MCLKIN2MCLKf XIN ÷ 4(‘H’ Output@STOP)IN8MCLKXOIN4MCLKXOIN2MCLKXOX OUTCLOCK option(ConfigurationV SSoption bit)IN8MCLKV DDIN4MCLKIN2MCLKV DDMain Clock(to ONP Block)STOPPull-upX INReg.Open DrainMainClockV SSReg.÷2Data Reg.DirectionReg.MUXRDV DDV SSV DDPull-upTr.V DDV SSV DDPull-upTr.V DDV SSV DDV SSX IN/ R43X OUT/ R42V DDV DDData BusMUXPOWER=V REGRDSX INSX OUTSystem Clock ÷ 4V SSDIASBLEV SSLEVELSHIFTV SSSUBCLOCKIN8MCLKXOIN4MCLKCOIN2MCLKXOCLOCK option(Configuration option bit)December 3, 2012 Ver 1.21 13
Page 1 and 2: ABOV SEMICONDUCTOR Co. Ltd.8-BIT SI
Page 3 and 4: MC80F7708Table of Contents1. OVERVI
Page 5 and 6: MC80F77081. OVERVIEW1.1 Description
Page 7 and 8: MC80F77081.3 Development ToolsThe M
Page 9 and 10: MC80F77081.4 Ordering InformationDe
Page 11 and 12: MC80F77083. PIN ASSIGNMENT44MQFP(To
Page 13 and 14: MC80F77085. PIN FUNCTIONV DD : Supp
Page 15: MC80F7708PIN NAMEPin No.Primary Fun
Page 19 and 20: MC80F77087. ELECTRICAL CHARACTERIST
Page 21 and 22: MC80F77087.4 LCD Characteristics(T
Page 23 and 24: MC80F77081/f MCPt MCPW t MCPWX IN0.
Page 25 and 26: MC80F77088. MEMORY ORGANIZATION8.1
Page 27 and 28: MC80F7708At execution of aCALL/TCAL
Page 29 and 30: MC80F7708AddressProgram Memory0FFC0
Page 31 and 32: MC80F77088.3 Data MemoryFigure 8-8
Page 33 and 34: MC80F7708Address Register Name Symb
Page 35 and 36: MC80F77088.4 Addressing Mode2The MC
Page 37 and 38: MC80F7708Y indexed direct page (8 b
Page 39 and 40: MC80F77089. I/O PORTSThe MC80F7708
Page 41 and 42: MC80F7708R1 Data RegisterR1R1 Direc
Page 43 and 44: MC80F7708R6 PortsR6 is an 8-bit CMO
Page 45 and 46: MC80F7708The SCMR should be set to
Page 47 and 48: MC80F7708CKCTLR7 6 5 4 3 2 1 0- - S
Page 49 and 50: MC80F7708TM0, TM2 (Timer0, 2 Mode C
Page 51 and 52: MC80F7708T2 (Timer2 Register)R R R
Page 53 and 54: MC80F7708TM2Bit : 7 6 5 4 3 2 1 0-
Page 55 and 56: MC80F7708should be set to “1” r
Page 59 and 60: MC80F7708T0,1,2,3nn-1This value is
Page 63 and 64: MC80F7708~~f MAINT1~ ~00 01 02 03 0
Page 65 and 66: MC80F7708WTCK[2:0]f SUBf MAIN ÷2 8
Page 67 and 68:
MC80F7708Sour ClockBIT OverflowBina
Page 69 and 70:
MC80F7708ADCM (A/D Converter Mode R
Page 71 and 72:
MC80F770816. BUZZER OUTPUT FUNCTION
Page 73 and 74:
MC80F770817. INTERRUPTSThe MC80F770
Page 75 and 76:
MC80F7708IENH (Interrupt Enable Hig
Page 77 and 78:
MC80F7708The following method is us
Page 79 and 80:
MC80F770817.4 External InterruptThe
Page 81 and 82:
MC80F770818.1 Control of LCD Driver
Page 83 and 84:
MC80F770818.2 LCD BIAS ControlThe M
Page 85 and 86:
MC80F770818.4 Control Method of LCD
Page 87 and 88:
MC80F770818.5 Duty and Bias Selecti
Page 89 and 90:
MC80F7708RECEIVERXEACKTX_CLK1 / 2(D
Page 91 and 92:
MC80F7708BRGCR0R/W R/W R/W R/W R/W
Page 93 and 94:
MC80F770820. OPERATION MODEThe syst
Page 95 and 96:
MC80F7708.Oscillator(X IN )Internal
Page 97 and 98:
MC80F7708Oscillator(X IN pin)~~~Int
Page 99 and 100:
MC80F770822. OSCILLATOR CIRCUITThe
Page 101 and 102:
MC80F77081 2 3 4 5 6 7System ClockR
Page 103 and 104:
MC80F7708The BIR of MC80F7708 has 8
Page 105 and 106:
MC80F7708The oscillation fail proce
Page 107 and 108:
MC80F7708all of ABOV FLASH/OTP devi
Page 109 and 110:
MC80F770828. IN-SYSTEM PROGRAMMING2
Page 111 and 112:
MC80F770828.3 Hardware Conditions t
Page 113 and 114:
MC80F770828.6 Reference ISP Circuit
Page 115 and 116:
MC80F7708APPENDIXDecember 3, 2012 V
Page 117 and 118:
MC80F7708December 3, 2012 Ver 1.21i
Page 119 and 120:
MC80F7708OP BYTE CYCLENO. MNEMONICC
Page 121 and 122:
MC80F770816-BIT OperationNO.MNEMONI
Page 123:
MC80F7708Control Operation & Etc.NO
show all

MC80F7708 - abov.co.kr

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?