A Top-Down Verilog-A Design on the Analog-and-Digital

1-9.
1-10.
. 31 st Processing In Theory and Practice” ASEE/IEEE Frontiers in
Stratix GX Devices”. Altera
Corporation. April 2003.
2-1. Thomas Conway, Philip Quinlan,
Joe Spalding, Kevin McCall. “A CMOS
2-2.
Symposium on
3-1.
Teresa M. Alemeida, Moises S. Piedade. “High Performance Analog And
3-3.
S. Hossein Mousavinezhad, Ikhlas M. Abdel-Qader, “Digital Signal
Education Conference.
Chapter 7 of “Implementing High-Performance DSP Functions in Stratix &
1-11. Application Notes 005, “Implementating an FIR Filter using the VERSA1
MAC”. Goal Semiconductor.
Analog-to-Digital (AD) and Digital-to-Analog (DA) Converter:
260Mbps Read Channel with EPRML Performance”. 1998
VLSI Circuit Digest of Technical Papers.
Johns and Martin “Analog Integrated Circuit <strong>Design</strong>”.
Phase-Locked Loop (PLL):
Digital PLL <strong>Design</strong>”. 1999,
IEEE.
3-2. Terng-Yin Hsu, Bai-Jue Shieh, Chen-Yi Lee. “An All-Digital Phase-Locked
Loop (ADPLL)-Based Clock Recovery
Circuit”. JSSC, Vol.34, No.8,
August 1999. IEEE
Y. Fouzar, M. Sawan, Y. Savaria. “Very Short Locking Time PLL Based on
Controlled Gain Technique”.
2000, IEEE.
3-4. Razavi, “<strong>Design</strong> of Analog CMOS Integrated Circuits”
Analogue Hardware Description Language (AHDL and <strong>Verilog</strong>-A):
45