[PIM01]! Pimentel,! A.D.;! Hertzberger,! L.O.;! Lieverse,! P.;! Wolf,! P.;! Deprettere,! E.F.! “Exploring! EmbeddedSSystems!Architectures!with!Artemis”.!IEEE/Transactions/on/Computer,!vol.! 34S11,!November!2001,!pp.!57S63.! [PIM06]! Pimentel,! A.D.;! Erbas,! C.;! Polstra,! S.! “A! systematic! approach! to! exploring! embedded! system! architectures! at! multiple! <strong>abstract</strong>ion! levels”.! IEEE/ Transactions/ on/ Computer,! vol.!55S2,!February!2006,!pp.!99S112.! [PIM08]! Pimentel,! A.! D.;! Thompson,! M.;! Polstra,! S.;! Erbas,! C.! “Calibration! <strong>of</strong>! <strong>abstract</strong>! per<strong>for</strong>mance! <strong>models</strong>! <strong>for</strong>! systemSlevel! <strong>design</strong>! <strong>space</strong>! <strong>exploration</strong>”.! Journal/ <strong>of</strong>/ Signal/ Processing/Systems,!vol.!50S2,!February!2008,!pp.!99S114.! [RUG06]! Ruggiero,! M.;! Guerri,! A.;! Bertozzi,! D.;! Poletti,! F.;! Milano,! M.! “CommunicationSaware! allocation!and!scheduling!framework!<strong>for</strong>!streamSoriented!multiSprocessor!systemsSonS chip”.!In:!Design,!Automation!and!Test!in!Europe!(DATE'06),!2006,!pp.!3S8.! [SUN02]! Sun,! Y.,! Kumar,! S.;! Jantsch,! A.! “Simulation! and! Evaluation! <strong>for</strong>! a! network! on! chip! architecture!using!NSS2”.!In:!NORCHIP!conference,!2002,!pp.!1S6.! [TED05]! Tedesco,!L.;!Mello,!A.;!Garibotti,!D.;!Calazans,!N.;!Moraes,!F.!“Traffic!Generation!and! Per<strong>for</strong>mance!Evaluation!<strong>for</strong>!MeshS<strong>based</strong>!NoCs”.!In:!Symposium!on!Integrated!Circuits! and!Systems!Design!(SBCCI'05),!2005,!pp.!184S189.! [TED08]! Tedesco,!L.!P.;!Calazans,!N.!L.!V.;!Moraes,!F.!G.!“Buffer!Sizing!<strong>for</strong>!Multimedia!Flows!in! PacketSSwitching! NoCs”.! Journal/ <strong>of</strong>/ Integrated/ Circuits/ and/ Systems,! vol.! 3S1,! March! 2008,!p.46S56.! [VAC02]! Vachharajani,! M.;! Vachharajani,! N.;! Penry,! D.! A.;! Blome,! J.! A.;! August,! I.! D.! “Microarchitectural! <strong>exploration</strong>! with! Liberty”.! In:! International! Symposium! on! Microarchitecture!(MICRO'02),!2002,!pp.!271S282.! [VER05]! Veredas,! F.J.;! Scheppler,! M.;! M<strong>of</strong>fat,! W.;! Mei,! B.! “Custom! implementation! <strong>of</strong>! the! coarseSgrained!reconfigurable!ADRES!architecture!<strong>for</strong>!multimedia!purposes”.!In:!Field! Programmable!Logic!and!Applications!(FPL'05),!2005,!pp.!106S111.! [VER09]! Vermeulen,! B.;! Goossens,! K.! “A! NetworkSonSChip! Monitoring! Infrastructure! <strong>for</strong>! CommunicationScentric! Debug! <strong>of</strong>! Embedded! MultiSProcessor! SoCs”.! In:! International! Symposium!on!VLSI!Design,!Automation!and!Test!(VLSISDAT'09),!2009,!pp.!183S186.! [WOL04]! Wolf,!W.!“The!Future!<strong>of</strong>!Multiprocessor!SystemsSonSChips”.!In:!Design!Automation!and! Test!in!Europe!(DATE'04),!2004,!pp.!681S685.! [WOL05]! Wolkottex!P.;!Smit,!G.!J.M.;!Kavaldjiev,!N.;!Becker,!J.!E.;!Becker,!Jurgen.!“Energy!model! <strong>of</strong>! networksSonSchip! and! a! bus,! systemSonSchip”.! In:! International! Symposium! on! SystemSonSChip!(SoC'05),!2005,!pp.!82S85.! [WOL05b]! Wolkotte,! P.! T.;! Smit,! G.! J.;! Becker,! J.! E.! “EnergySefficient! NoC! <strong>for</strong>! bestSef<strong>for</strong>t! communication”.! In:! Field! Programmable! Logic! and! Applications! (FPL'05),! 2005,! pp.! 197S202.! [XI06]! Xi,!J.;!Zhong,!P.!“A!TransactionSLevel!NoC!Simulation!Plat<strong>for</strong>m!with!ArchitectureSLevel! Dynamic! and! Leakage! Energy! Models”.! In:! Great! Lakes! Symposium! on! VLSI! (GLSVLSI'06),!2006,!pp.!341S344.! [XU04]! Xu,!J.;!Wolf,!W.;!Henkel,!J.,!Chakradhar,!S.;!Lv,!T.!“A!Case!Study!in!NetworksSonSChip! Design! <strong>for</strong>! Embedded! Video”.! In:! Design! Automation! and! Test! in! Europe! (DATE'04),! 2004,!pp.!770S775.! ! 99
100 [XU05]! Xu,!J.;!Wolf,!W.;!Henkel,!J.;!Chakradhar,!S.!“A!Methodology!<strong>for</strong>!Design,!Modeling,!and! Analysis! <strong>of</strong>! Network! on! Chip”.! In:! International! Symposium! on! Circuits! and! Systems! (ISCAS'05),!2005,!pp.!1778S1781.! [YE02]! Ye,!T.;!Benini,!L.!and!De!Micheli,!G.!“Analysis!<strong>of</strong>!Power!Consumption!on!Switch!Fabrics! in!Network!Routers”.!In:!Design!Automation!and!Conference!(DAC'02),!2002,!pp.!524– 529.! [YE03]! Ye,!T.;!Benini,!L.;!De!Micheli,!G.!“Packetized!OnSChip!Interconnection!Communication! Analysis! <strong>for</strong>! MPSoC.! In:! Design! Automation! and! Test! in! Europe! (DATE'03),! 2003,! pp.! 344S349.! [ZEN10]!!! Zeng,!K.;!Guo,!Y.;!Angelov,!C.K.!“Graphical!Model!Debugger!Framework!<strong>for</strong>!Embedded! Systems”.!In:!Design,!Automation!and!Test!in!Europe!(DATE'10),!2010,!pp.!87S92.! ! ! ! !