Logic Array Blocks and Adaptive Logic Modules in Cyclone ... - Altera

More documents

Recommendations

Info

1-2 Figure 1-1: LAB Structure and Interconnects Overview in Cyclone V Devices MLAB MLAB This figure shows an overview of the Cyclone V LAB and MLAB structure with the LAB interconnects. Connects to adjacent LABs, memory blocks, digital signal processing (DSP) blocks, or I/O element (IOE) outputs. Altera Corporation R14 R3/R6 Direct-Link Interconnect from Adjacent Block Direct-Link Interconnect to Adjacent Block Local Interconnect LAB C2/C4 C12 Row Interconnects of Variable Speed and Length MLAB ALMs Fast Local Interconnect Is Driven from Either Sides by Column Interconnect and LABs, and from Above by Row Interconnect Each MLAB supports a maximum of 640 bits of simple dual-port SRAM. Direct-Link Interconnect from Adjacent Block Direct-Link Interconnect to Adjacent Block Column Interconnects of Variable Speed and Length You can configure each ALM in an MLAB as a 32 x 2 memory block, resulting in a configuration of 32 x 20 simple dual-port SRAM block. Logic Array Blocks and Adaptive Logic Modules in Cyclone V Devices CV-52001 2013.05.06 Feedback
CV-52001 2013.05.06 Figure 1-2: LAB and MLAB Structure for Cyclone V Devices You can use an MLAB ALM as a regular LAB ALM or configure it as a dual-port SRAM. You can use an MLAB ALM as a regular LAB ALM or configure it as a dual-port SRAM. Local and Direct Link Interconnects LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM LAB Control Block LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM LUT-Based-32 x 2 Simple Dual-Port SRAM ALM ALM ALM ALM ALM LAB Control Block ALM ALM ALM ALM ALM MLAB LAB Each LAB can drive 30 ALMs through fast-local and direct-link interconnects. Ten ALMs are in any given LAB and ten ALMs are in each of the adjacent LABs. The local interconnect can drive ALMs in the same LAB using column and row interconnects and ALM outputs in the same LAB. Neighboring LABs, MLABs, M10K blocks, or digital signal processing (DSP) blocks from the left or right can also drive the LAB’s local interconnect using the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Logic Array Blocks and Adaptive Logic Modules in Cyclone V Devices Feedback Local and Direct Link Interconnects 1-3 Altera Corporation
Page 1: 2013.05.06 CV-52001 Subscribe Feedb
Page 5 and 6: CV-52001 2013.05.06 Figure 1-4: LAB
Page 7 and 8: CV-52001 2013.05.06 Figure 1-6: ALM
Page 9 and 10: CV-52001 2013.05.06 Figure 1-8: ALM
Page 11: CV-52001 2013.05.06 Date December 2

Logic Array Blocks and Adaptive Logic Modules in Cyclone ... - Altera

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?