13-McBSP [Compatibility Mode]

More documents

Recommendations

Info

McBSP - Clocking • Data is shifted one bit at a time • from the DR pin to the RSR(s) or • from the XSR(s) to the DX pin. • The receive clock signal (CLKR) controls bit transfers from the DR pin to the RSR(s). • The transmit clock signal (CLKX) controls bit transfers from the XSR(s) to the DX pin. 13 - 10
McBSP – Frame Phases Single Phase Frame, 8 bits per word Dual Phase Frame Phase 1: 2 words of 12 bits each Phase 2: 3 words of 8 bit each 13 - 11
Page 1 and 2: Module 13: Multichannel Buffered Se
Page 3 and 4: CPU McBSP Block Diagram Peripheral
Page 5 and 6: • Direct interface to: • T1/E1
Page 7 and 8: CLK FS D a1 a0 Bit Definition: Bit
Page 9: Compression & Expanding Data 13 -9
Page 13 and 14: McBSP - Transmission Transmission p
Page 15 and 16: McBSP - Register Set McBSP Control
Page 17 and 18: McBSP - Data Register McBSP Data Re
Page 19 and 20: McBSP - Serial Port Control Registe
Page 21 and 22: McBSP - Receive Control Register 2
Page 23 and 24: McBSP - Transmit Control Register 2
Page 25 and 26: McBSP - Sample Rate Generator (SRGR
Page 27 and 28: McBSP - Interrupt Enable Register (
Page 29 and 30: Stereo Audio Codec TLV320AIC23B Fun
Page 31 and 32: Stereo Audio Codec TLV320AIC23B Res
Page 33 and 34: Stereo Audio Codec TLV320AIC23B Ana
Page 35 and 36: Stereo Audio Codec TLV320AIC23B Dig
Page 37 and 38: Stereo Audio Codec TLV320AIC23B Dig
Page 39 and 40: EEPROM AT25256 Exercise: Lab13_4:
Page 41 and 42: Access Status Register: EEPROM AT25
Page 43 and 44: EEPROM AT25256 Write -Enable (WREN)
Page 45 and 46: Read (READ) Timing: EEPROM AT25256

13-McBSP [Compatibility Mode]

Create successful ePaper yourself

Delete template?

Save as template?