FPGA Based Network Security architecture for High Speed Networks
FPGA Based Network Security architecture for High Speed Networks
FPGA Based Network Security architecture for High Speed Networks
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
3.3 Algorithm <strong>for</strong> the proposed multiplier<br />
needs to be (16+1) bit. So unnecessarily an extra bit is used. To avoid this incon-<br />
venience, normal binary operands are trans<strong>for</strong>med to diminished-one operands by<br />
subtracting one from normal binary representation of any number. So if A is an<br />
n+1 bit binary number, then the diminished-one representation of A which is an<br />
n bit number and denoted by d[A], is given by
Change language