Analog Circuit Design Laboratory Report - MyWeb at WIT ...

More documents

Recommendations

Info

Figure 17 - Plot of Ei versus time and VO versus time In Figure 7, VO and Ei cross paths at a value of 0V. Therefore Vref has a value of 0V. As Ei crosses Vref and goes above it, the VO polarity reverses and it switches from +Vsat to – Vsat. The opposite occurs when Ei again crosses Vref going below it. The polarity again reverses, changing from –Vsat to +Vsat. By changing the oscilloscope’s time base to XY, the plot of VO versus Ei is created as shown in Figure 18. Figure 18 - Plot of VO versus Ei 24
The output voltage can be altered so that it is not always ±Vsat. VO can be reduced to approximately 5V by reducing the load resistance RL. If the load resistance is low enough the op-amp will enter a state of short circuit protected in which the current ISC is typically ±25mA. If the 10-kΩ load resistor is replaced by a 220-Ω resistor, VO equals 3.75V as shown on Figure 19. Figure 19 - Plot of Ei versus time and VO versus time Adding LEDs to the output Terminal of an Op-amp: The comparator test circuit is wired as shown in Figure 20. R2 is a potentiometer with a range of 0 to 10-kΩ . R2 is adjusted so that the green LED is in the “on” position and the red LED is in the “off” position. 25
Page 1 and 2: EVALUATING OPERATIONAL AMPLIFIERS I
Page 3 and 4: The ideal op-amp generally has 5 te
Page 5 and 6: ended output voltage Vo is equal th
Page 7 and 8: Negative feedback occurs when the o
Page 9 and 10: The non-inverting amplifier works s
Page 11 and 12: In association with the non-inverti
Page 13 and 14: Figure 7- Instrumentation Amplifier
Page 15 and 16: favorably both voltages being withi
Page 17 and 18: The next configuration, with a 10-k
Page 19 and 20: Figure 11- Positive Isc at approxim
Page 21 and 22: Figure 13- Plot of Ei versus time a
Page 23: Using the information derived from
Page 27 and 28: Analysis of an Inverting Amplifier
Page 29 and 30: 180º phase shift from the Vin. The
Page 31 and 32: The oscilloscope had the input volt
Page 33 and 34: Voltage (V) 8 6 4 2 0 -2 -4 -6 -8 F
Page 35 and 36: Voltage (V) 6 4 2 0 -2 -4 -6 Figure
Page 37 and 38: could be reduced to 1-kΩ. To decr
Page 39 and 40: The 10-kΩ potentiometer was then
Page 41 and 42: input stage VO’ was calculated to
Page 43 and 44: Adding Vref to an instrumentation a
Page 45 and 46: 1851g 4 lbs. 19.74 mV 2268g 5 lbs.
Page 47 and 48: Roff was calculated to be a 1.2-M
Page 49 and 50: Through the use of negative feedbac

Analog Circuit Design Laboratory Report - MyWeb at WIT ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?