Analog Circuit Design Laboratory Report - MyWeb at WIT ...

More documents

Recommendations

Info

The experiment was then conducted with the input voltage changed from a peak voltage of 2V to 5V. This change in voltage caused VOUT to be distorted, note the flat toped wave, see Figure 20. The distortion was due to the voltage being over amplified; being that the supplied Vi was too high and was producing an output voltage above Vsat. Vsat is the maximum output voltage possible from the source voltages of +15V and -15V, the supply voltage for op-amps. This means that the circuit designer does have limitations and its chosen available ±Vsat must be considered. Figure 20- Distortion of output voltage inverting amplifier Graphical representation of the inverting amplifier was achieved through PSpice simulation, see Figure 22. The simulation consisted of virtual components and virtual voltage sources connected through virtual wire and part name, see Figure 21. The input voltage was modeled by a sin wave with amplitude equal to an absolute value of Vi. The output voltage can be seen with an amplified voltage of an absolute value of 5.97V and a 28
180º phase shift from the Vin. The output voltage was within 2% of the calculated value of an absolute value of 6.07V and the phase shift was measured at the expected value of 180˚. Based on the measured input and output voltages, the A CL was calculated using Equation 7. The measured ACL value was -2.97. This was within 2.16% of our expected ACL of -3.03. Figure 21- Analysis of inverting amplifier circuit 29
Page 1 and 2: EVALUATING OPERATIONAL AMPLIFIERS I
Page 3 and 4: The ideal op-amp generally has 5 te
Page 5 and 6: ended output voltage Vo is equal th
Page 7 and 8: Negative feedback occurs when the o
Page 9 and 10: The non-inverting amplifier works s
Page 11 and 12: In association with the non-inverti
Page 13 and 14: Figure 7- Instrumentation Amplifier
Page 15 and 16: favorably both voltages being withi
Page 17 and 18: The next configuration, with a 10-k
Page 19 and 20: Figure 11- Positive Isc at approxim
Page 21 and 22: Figure 13- Plot of Ei versus time a
Page 23 and 24: Using the information derived from
Page 25 and 26: The output voltage can be altered s
Page 27: Analysis of an Inverting Amplifier
Page 31 and 32: The oscilloscope had the input volt
Page 33 and 34: Voltage (V) 8 6 4 2 0 -2 -4 -6 -8 F
Page 35 and 36: Voltage (V) 6 4 2 0 -2 -4 -6 Figure
Page 37 and 38: could be reduced to 1-kΩ. To decr
Page 39 and 40: The 10-kΩ potentiometer was then
Page 41 and 42: input stage VO’ was calculated to
Page 43 and 44: Adding Vref to an instrumentation a
Page 45 and 46: 1851g 4 lbs. 19.74 mV 2268g 5 lbs.
Page 47 and 48: Roff was calculated to be a 1.2-M
Page 49 and 50: Through the use of negative feedbac

Analog Circuit Design Laboratory Report - MyWeb at WIT ...

Create successful ePaper yourself

Delete template?

Save as template?