17.08.2013 Views

Analog Circuit Design Laboratory Report - MyWeb at WIT ...

Analog Circuit Design Laboratory Report - MyWeb at WIT ...

Analog Circuit Design Laboratory Report - MyWeb at WIT ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

input stage VO’ was calcul<strong>at</strong>ed to be 35mV. The differential gain of the output stage was<br />

equal to 1, so the overall circuit was equal to ADIFF and VO was calcul<strong>at</strong>ed to be 35mV.<br />

VO was measured to be 34.9mV. E1 and E2 were measured as 458.9mV and<br />

447.7mV, respectively. Using Equ<strong>at</strong>ion 15 ADIFF was equal to 3.12. Both VO and ADIFF<br />

were within 4% of the calcul<strong>at</strong>ed values.<br />

Resistor aR was then changed to a 100-kΩ resistor to increase the instrument<strong>at</strong>ion<br />

amplifiers differential gain. Using Equ<strong>at</strong>ion 14, a, equals 5, VO’ equals 16.4 mV, and VO<br />

equals 16.4 mV. Using the DMM, VO’ was measured as 15.75 mV, and VO was<br />

measured as 17.0 mV. The DMM was then used to measure E1 and E2. Their values<br />

were 458.9 mV and 447.7 mV, respectively. Using Equ<strong>at</strong>ion 15 ADIFF was calcul<strong>at</strong>ed to<br />

be 1.52. Both VO and ADIFF were within 10% of the calcul<strong>at</strong>ed values.<br />

The differential gain for this circuit could be adjusted to any value by changing<br />

aR. The actual resistor value was determined using Equ<strong>at</strong>ion 14 and Equ<strong>at</strong>ion 15. To<br />

achieve an overall circuit gain of 100, aR must be equal to 404-Ω.<br />

Adding a Voltage to the Reference Terminal:<br />

The reference terminal of the instrument<strong>at</strong>ion amplifier was modified to provide an offset<br />

voltage. This was done by constructing the circuit shown in Figure 35. This circuit was<br />

then connected to the reference terminal of the circuit shown in Figure 35. The<br />

connection between the reference terminal and ground was removed.<br />

41

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!