On-chip Networks for Manycore Architecture Myong ... - People - MIT

[63] Gordon E. Moore. Cramming more components onto integrated circuits. Electronics,
38(8):114–117, April 1965.
[64] Robert D. Mullins, Andrew F. West, and Simon W. Moore. Low-latency virtualchannel
routers for on-chip networks. In Proc. of the 31st Annual Intl. Symp. on
Computer Architecture (ISCA), pages 188–197, 2004.
[65] Ted Nesson and S. Lennart Johnsson. ROMM Routing: A Class of E cient Minimal
Routing Algorithms. In in Proc. Parallel Computer Routing and Communication
Workshop, pages 185–199, 1994.
[66] Ted Nesson and S. Lennart Johnsson. ROMM routing on mesh and torus networks. In
Proc. 7th Annual ACM Symposium on Parallel Algorithms and Architectures SPAA’95,
pages 275–287, 1995.
[67] George Nychis, Chris Fallin, Thomas Moscibroda, and Onur Mutlu. Next generation
on-chip networks: what kind of congestion control do we need? In Proceedings of
the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, Hotnets-IX, pages
12:1–12:6, 2010.
[68] Cheolmin Park, Roy Badeau, Larry Biro, Jonathan Chang, Tejpal Singh, Jim Vash,
Bo Wang, and Tom Wang. A 1.2 TB/s on-chip ring interconnect for 45nm 8-core
enterprise Xeon R processor. In Solid-State Circuits Conference Digest of Technical
Papers (ISSCC), 2010 IEEE International, pages 180–181, 2010.
[69] Sunghyun Park, Masood Qazi, Li-Shiuan Peh, and Anantha P Chandrakasan. 40.4
fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded
within a mesh NoC in 45nm SOI CMOS. In Proceedings of the Conference on Design,
Automation and Test in Europe, pages 1637–1642. EDA Consortium, 2013.
[70] Li-Shiuan Peh and William J. Dally. A Delay Model and Speculative Architecture for
Pipelined Routers. In Proc. International Symposium on High-Performance Computer
Architecture (HPCA), pages 255–266, January 2001.
[71] Michael D. Powell, Arijit Biswas, Shantanu Gupta, and Shubhendu S. Mukherjee.
Architectural core salvaging in a multi-core processor for hard-error tolerance. In
Proceedings of ISCA 2009, pages 93–104, 2009.
[72] Krishna K. Rangan, Gu-Yeon Wei, and David Brooks. Thread motion: Fine-grained
power management for multi-core systems. In Proceedings of ISCA 2009, pages 302–
313, 2009.
[73] Pengju Ren, Mieszko Lis, Myong Hyon Cho, Keun Sup Shim, Christopher W Fletcher,
Omer Khan, Nanning Zheng, and Srinivas Devadas. Hornet: A cycle-level multicore
simulator. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions
on, 31(6):890–903, 2012.
[74] R.J. Riedlinger, R. Bhatia, L. Biro, B. Bowhill, E. Fetzer, P. Gronowski, and
T. Grutkowski. A 32nm 3.1 billion transistor 12-wide-issue Itanium R processor for
mission-critical servers. In Solid-State Circuits Conference Digest of Technical Papers
(ISSCC), 2011 IEEE International, pages 84–86, 2011.
114