10.04.2014 Views

Intel Itanium Processor 9300 Series and 9500 Series

Intel Itanium Processor 9300 Series and 9500 Series

Intel Itanium Processor 9300 Series and 9500 Series

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Electrical Specifications<br />

Table 2-8.<br />

<strong>Intel</strong> ® <strong>Itanium</strong> ® <strong>Processor</strong> <strong>9500</strong> <strong>Series</strong> Link Speed Independent Specifications<br />

(Sheet 2 of 2)<br />

Symbol Parameter Min Nom Max Unit Notes<br />

Z TX_LINK_DETECT Link Detection Resistor 500 2000 Ω<br />

V TX_LINK_DETECT<br />

Link Detection Resistor<br />

Pull-up Voltage<br />

max VCCIO<br />

V<br />

T DATA_TERM_SKEW<br />

Skew between first to last<br />

128 UI<br />

Z RX_LOW_CM_DC<br />

data termination meeting<br />

T INBAND_RESET_<br />

SENSE<br />

Time taken by inb<strong>and</strong><br />

reset detector to sense<br />

Inb<strong>and</strong> Reset<br />

1.5 μs<br />

Tclk _DET<br />

Time taken by clock<br />

detector to observe clock<br />

stability<br />

20K<br />

UI<br />

T CLK_FREQ_DET<br />

T Refclk-Tx-Variability<br />

T Refclk-Rx-Variability<br />

Time taken by clock<br />

frequency detector to<br />

decide slow vs.<br />

operational clock after<br />

stable clock<br />

Phase variability between<br />

reference Clk (at Tx<br />

input) <strong>and</strong> Tx output.<br />

Phase variability between<br />

reference Clk (at Rx<br />

input) <strong>and</strong> Rx output.<br />

32 Reference<br />

Clock Cycles<br />

500 psec<br />

1000 psec<br />

L D+/D-RX-Skew Phase skew between D+<br />

<strong>and</strong> D- lines for any data<br />

bit at Rx<br />

0.03 UI<br />

BER Lane<br />

Bit Error Rate per lane<br />

valid for 4.8 <strong>and</strong> 6.4 GT/s<br />

1.0E-14<br />

Events<br />

Notes:<br />

1. Used during initialization. It is the state of “OFF” condition for the receiver when only the minimum termination<br />

is connected.<br />

Table 2-9.<br />

<strong>Intel</strong> ® <strong>Itanium</strong> ® <strong>Processor</strong> <strong>9500</strong> <strong>Series</strong> Transmitter <strong>and</strong> Receiver Parameter<br />

Values for <strong>Intel</strong> ® QPI Channel at 4.8 GT/s (Sheet 1 of 2)<br />

Symbol Parameter Min Nom Max Unit Notes<br />

V Tx-diff-pp-pin Transmitter differential swing 900 1400 mV 1<br />

Z TX_LOW_CM_DC DC resistance of Tx terminations<br />

at half the single ended swing<br />

(which is usually 0.25*V Tx-diff-pppin<br />

37.4 50 Ω<br />

Z RX_LOW_CM_DC<br />

V Tx-cm-dc-pin<br />

V Tx-cm-ac-pin<br />

DC resistance of Rx terminations<br />

at half the single ended swing<br />

(which is usually 0.25*V Tx-diff-pppin<br />

37.4 50 Ω<br />

Transmitter output DC common 0.23 0.27 Fraction of<br />

<strong>and</strong> V D-<br />

mode, defined as average of V D+<br />

V Tx-diff-pp-pin<br />

Transmitter output AC common<br />

mode, defined as ((V D+ + V D- )/2 -<br />

V Tx-cm-dc-pin )<br />

-0.0375 0.0375 Fraction of<br />

V Tx-diff-pp-pin<br />

2<br />

TX duty-pin Average of UI-UI jitter -0.055 0.055 UI<br />

TX jitUI-UI-1E-7-pin UI-UI jitter measured at Tx output -0.075 0.075 UI<br />

pins with 1E-7 probability<br />

TX jitUI-UI-1E-9-pin<br />

UI-UI jitter measured at Tx output<br />

pins with 1E-9 probability.<br />

-0.085 0.085 UI<br />

34 <strong>Intel</strong> ® <strong>Itanium</strong> ® <strong>Processor</strong> <strong>9300</strong> <strong>Series</strong> <strong>and</strong> <strong>9500</strong> <strong>Series</strong> Datasheet

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!