Intel Itanium Processor 9300 Series and 9500 Series

More documents

Recommendations

Info

Electrical Specifications • Unless otherwise noted, all specifications in the tables apply to all frequencies • For the Intel ® Itanium ® Processor 9300 Series and Intel ® Itanium ® Processor 9500 Series, these specifications are based on characterized data from silicon measurements. 2.6.1 Flexible Motherboard Guidelines for the Intel ® Itanium ® Processor 9300 Series The Flexible Motherboard (FMB) guidelines are estimates of the maximum ratings that the processor will have over certain time periods. The ratings are only estimates as actual specifications for future processors may differ. The processor may or may not have specifications equal to the FMB value in the foreseeable future. Table 2-15 defines the FMB voltage specification values applied to the 130W, and 155W/185W Intel ® Itanium ® Processor 9300 Series stock-keeping units (SKUs). Current specifications are identified for each processor SKU separately in Table 2-16 through Table 2-17. Table 2-18 defines the FMB voltage specification values applied to the 130 W and 170 W SKUs for the Intel ® Itanium ® Processor 9500 Series. Current specifications are identified for each processor SKU separately in Table 2-19. Table 2-15. FMB Voltage Specifications for the Intel ® Itanium ® Processor 9300 Series Symbol Parameter Min Typ Max Units Notes VID Range VCCCORE VID Range 0.8 1.1 1.35 V UVID Range VCCUNCORE VID Range 0.8 1.1 1.35 V VCCUNCORE Processor uncore supply voltage See Table 2-20 and Figure 2-10 V 2,1 VCCCORE Processor core supply voltage See Table 2-21 and Figure 2-11 V 2,3,4 VCCCACHE Processor cache supply voltage See Table 2-22 and Figure 2-12 V 5 VID Transition VID step size during transition ± 12.5 mV VID_DCshift VCCIO VCCIO VCCIO Total allowable DC load line shift from VID steps. Processor I/O supply voltage at die including all AC and DC Processor I/O supply voltage (high frequency AC p-p noise at die) Processor I/O supply voltage at package pin including all AC and DC -450 mV 6 1.08 1.15 1.22 V 7 0 50 mV 1.147 1.175 1.203 V 8 VCCA Processor analog supply voltage (DC spec) 1.764 1.8 1.836 V VCCA VCCA Processor analog supply voltage (AC tolerance for noise at scope full bandwidth) Processor analog supply voltage (AC tolerance for noise > 1MHz) 1.8 ±25 mV 9, 10 1.8 ±15 mV 9, 11 VCCA Processor analog supply voltage (Total = DC spec + AC tolerance) 1.739 1.8 1.861 V VCC33_SM 3.3 V supply voltage 3.135 3.3 3.465 V Notes: 1. The voltage specification requirements are measured across the VCCUNCORESENSE and VSSUNCORESENSE pins using an oscilloscope set to a 100 MHz bandwidth and probes that are 1.5 pF maximum capacitance and 1 mOhms minimum impedance at the processor socket. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the scope probe. 40 Intel ® Itanium ® Processor 9300 Series and 9500 Series Datasheet
Electrical Specifications 2. These voltages are target only. A variable voltage source should exist on systems in the event that a different voltage is required. See Ararat Voltage Regulator Module Design Guide for more information. 3. Uncore, Core, and Cache voltage and Current Rating are at the Package Pad. 4. The voltage specification requirements are measured across the VCCCORESENSE and VSSCORESENSE pins using an oscilloscope set to a 100 MHz bandwidth and probes that are 1.5 pF maximum capacitance and 1 MOhm minimum impedance at the processor socket. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the scope probe. 5. The voltage specification requirements are measured across the VCCCACHESENSE and VSSCACHESENSE pins using an oscilloscope set to a 100 MHz bandwidth and probes that are 1.5 pF maximum capacitance and 1 mOhms minimum impedance at the processor socket. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the scope probe. 6. Warm boot reset, only in downward direction. 7. Min and Max range is spec at the die for both VCCIO. This range includes 50 mV p-p AC noise. It also includes any DC and AC tolerances at package pin. 8. The FMB remote sense tolerance is ±2.5% for DC to 20 MHz at the package, where ±1.5% is allotted for a DC to 1 MHz range and an additional ±1% for 1 MHz to 20 MHz. Similarly, ±6.4% is allotted for DC to 20 MHz at the die. It is expected that VCCIO regulators meet ±1.5% at the remote sense location based on the general remote sense termination point location as described in Figure 2-16, VR Sense Point (Representation). For future processor compatibility, it is strongly recommended that the platform query the PIROM to assure VCCIO is set to the appropriate level prior to powering up the VCCIO supply. 9. All voltage regulation measurements taken at remote sense termination points. 10.For peak-to-peak Ripple and Noise (R&N) measured with full bandwidth (BW) of the scope (Min 1 GHz BW scope is required): set scope diff probe and the scope at full BW (capture waveform A, channel 1). 11.For peak-to-peak Ripple and Noise (R&N) measured above 1 MHz: Step 1 = set both: scope diff probe and/or the scope at 1 MHz BW limit (capture waveform B, channel 2). Step 2 = calculate A-B (use scope Math function: subtract channel 1 - channel 2). Table 2-16. FMB 130W Current Specifications for the Intel ® Itanium ® Processor 9300 Series Symbol Parameter Max Units Notes I CC_CORE I CC for core 151 A I CC_CORE_TDC Thermal Design Current for Core 100 A 1 I CC_CORE_STEP Max Load step for core 95 A 2 d ICC_CORE/dt Slew rate for core at Ararat output 154 A/us I CC_UNCORE ICC for uncore 50 A I CC_UNCORE_TDC Thermal Design Current for Uncore 43 A 3 I CC_UNCORE_STEP Max Load step for uncore 22 A 4 dI CC_UNCORE/dt Slew rate for uncore at Ararat output 75 A/us I CC_IO ICC for processor I/O 22 A 5 I CC_Analog ICC for processor Analog 4 A I CC33_SM ICC33 for main supply 200 mA Notes: 1. ICC_CORE_TDC is the sustained (DC equivalent) current that the processor core is capable of drawing indefinitely and should be used for the Ararat voltage regulator temperature assessment. The Ararat voltage regulator is responsible for monitoring its temperature and asserting the VR_FAN_N, VR_THERMALERT_N, VR_THERMTRIP_N signals sequentially to inform the processor and platform of a thermal excursion. Of the three signals, only VR_THERMALTERT_N is monitored by the processor. Please see the Ararat Voltage Regulator Module Design Guide for further details. The processor is capable of drawing ICC_CORE_TDC indefinitely. Refer to Figure 2-9 for further details on the average processor current draw over various time durations. This parameter is based on design characterization and is not tested. 2. During system power on, the pulse inrush (ICC_CORE_STEP) can be as high as 130A peak-to-peak. 3. ICC_UNCORE_TDC is the sustained (DC equivalent) current that the processor uncore is capable of drawing indefinitely and should be used for the Ararat voltage regulator temperature assessment. The Ararat voltage regulator is responsible for monitoring its temperature and asserting the VR_FAN_N, VR_THERMALERT_N, VR_THERMTRIP_N signals sequentially to inform the processor and platform of a thermal excursion. Of the three signals, only VR_THERMALTERT_N is monitored by the processor. Please see the Ararat Voltage Regulator Module Design Guide for further details. The processor is capable of drawing ICC_UNCORE_TDC indefinitely. This parameter is based on design characterization and is not tested. 4. During system power on, the pulse inrush (ICC_UNCORE_STEP) can be as high as 40A peak-to-peak. 5. The ICC_IO current specification applies to the total current from VCCIO pins. Intel ® Itanium ® Processor 9300 Series and 9500 Series Datasheet 41
Page 1 and 2: Intel ® Itanium ® Processor 9300
Page 3 and 4: Contents 1 Introduction............
Page 5 and 6: Figures 1-1 Intel ® Itanium ® Pro
Page 7 and 8: 2-33 SMBus and Serial Presence Dete
Page 9 and 10: Introduction 1 Introduction 1.1 Ove
Page 11 and 12: Introduction Intel ® Itanium ® Pr
Page 13 and 14: Introduction Intel ® Itanium ® Pr
Page 15 and 16: Introduction replay can be initiate
Page 17 and 18: Introduction Figure 1-2. Intel ® I
Page 19 and 20: Introduction 1.3 Processor Feature
Page 21 and 22: Introduction address or data), the
Page 23 and 24: Electrical Specifications 2 Electri
Page 25 and 26: Electrical Specifications Table 2-2
Page 33 and 34: Electrical Specifications The trans
Page 37 and 38: Electrical Specifications 2.4.3 Int
Page 39: Electrical Specifications At condit
Page 43 and 44: Electrical Specifications 2.6.2 Fle
Page 49 and 50: Electrical Specifications 2.6.4 Int
Page 55 and 56: Electrical Specifications 2. With i
Page 57 and 58: Electrical Specifications 2.6.7 Mot
Page 63 and 64: Electrical Specifications The proce
Page 65 and 66: Electrical Specifications VROUTPUT_
Page 67 and 68: Electrical Specifications 2.11.2 Su
Page 69 and 70: Electrical Specifications Figure 2-
Page 73 and 74: Pin Listing 3 Pin Listing 3.1 Proce
Page 75 and 76: Pin Listing Table 3-1. Pin List by
Page 91 and 92:
Pin Listing Table 3-2. Pin List by
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Pin Listing 3.2 Processor Package T
Page 107 and 108:
Pin Listing Table 3-4. Top-Side J1
Page 109 and 110:
Page 111 and 112:
Page 113 and 114:
Pin Listing 3.2.3.2 Top-Side J3 Con
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Mechanical Specifications 4 Mechani
Page 121 and 122:
Mechanical Specifications 4.2 Intel
Page 123 and 124:
Mechanical Specifications Figure 4-
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Mechanical Specifications 4.3 Proce
Page 131 and 132:
Page 133 and 134:
Thermal Specifications 5 Thermal Sp
Page 135 and 136:
Thermal Specifications Table 5-1. T
Page 137 and 138:
Thermal Specifications QR_CSR_IPF_T
Page 139 and 140:
Thermal Specifications 5.2 Package
Page 141 and 142:
Thermal Specifications Table 5-5. S
Page 143 and 144:
System Management Bus Interface 6 S
Page 145 and 146:
System Management Bus Interface Tab
Page 147 and 148:
Page 149 and 150:
Page 151 and 152:
System Management Bus Interface Fig
Page 153 and 154:
System Management Bus Interface 6.4
Page 155 and 156:
System Management Bus Interface 6.4
Page 157 and 158:
System Management Bus Interface Ita
Page 159 and 160:
Signal Definitions 7 Signal Definit
Page 161 and 162:
Signal Definitions Table 7-1. Signa
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
1 Introduction.....................
Page 169 and 170:
1-1 Intel ® Itanium ® Processor 9
Page 171 and 172:
1-1 Intel ® Itanium ® Processor 9
show all

Intel Itanium Processor 9300 Series and 9500 Series

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?