03.07.2014 Views

SX8725 - Semtech

SX8725 - Semtech

SX8725 - Semtech

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

ADVANCED COMMUNICATIONS & SENSING<br />

<strong>SX8725</strong><br />

ZoomingADC for Pressure and Temperature Sensing<br />

2-WIRE<br />

The 2-WIRE interface gives access to the chip registers. It complies with the 2-WIRE protocol specifications,<br />

restricted to the slave side of the communication.<br />

General features:<br />

• Slave only operation<br />

• Fast mode operation (up to 400 kHz)<br />

• Combined read and write mode support<br />

• General call reset support<br />

• 7-bit device address customization<br />

• Stretch 2-WIRE clock SCL only before sending ACK/NACK<br />

The interface handles 2-WIRE communication at the transaction level: the processor is only aware of read and<br />

writes transactions. A read transaction is an external request to get the content of system memory location and<br />

a write transaction is an external request to write the content of a system memory location.<br />

2-WIRE Communication Format<br />

Start Slave Address ACK W Memory Address ACK Start Slave Address ACK R Data NACK Stop<br />

SDA<br />

1 0 0 1 0 0 0 0 0<br />

1 0 0 1 0 0 0 1<br />

A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0<br />

SCL<br />

1 9 1 9 1 9 1 9<br />

Master <strong>SX8725</strong><br />

Master <strong>SX8725</strong><br />

Master <strong>SX8725</strong><br />

Master<br />

Figure 5 - Timing Diagram for Reading from <strong>SX8725</strong><br />

Start Slave Address ACK W Memory Address ACK Start Slave Address ACK W Data ACK Stop<br />

SDA<br />

1 0 0 1 0 0 0 0<br />

1 0 0 1 0 0 0 0 0 A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0<br />

SCL<br />

1 9 1 9 1 9 1 9<br />

Master <strong>SX8725</strong> Master <strong>SX8725</strong><br />

Master <strong>SX8725</strong><br />

Master<br />

Figure 6 - Timing Diagram for Writing to the <strong>SX8725</strong><br />

<strong>SX8725</strong><br />

Master<br />

Start Slave Address ACK W RegACOutMsb ACK Start Slave Address ACK R Data NACK Stop<br />

SDA<br />

1 0 0 1 0 0 0 0 0<br />

1 1 0 0 0 0 1<br />

1 0 0 1 0 0 0 1<br />

0 D7 D6 D5 D4 D3 D2 D1 D0<br />

...<br />

SCL<br />

...<br />

Ready<br />

1 9 1 9 1 9 1 9<br />

Master <strong>SX8725</strong><br />

Master <strong>SX8725</strong><br />

Master <strong>SX8725</strong><br />

Master<br />

Start Slave Address ACK W RegACOutLsb ACK Start Slave Address ACK R Data NACK Stop<br />

SDA ...<br />

SCL ...<br />

1 0 0 1 0 0 0 0 0<br />

1 1 0 0 0 0 0<br />

1 0 0 1 0 0 0 1<br />

0 D7 D6 D5 D4 D3 D2 D1 D0<br />

Ready<br />

1 9 1 9 1 9 1 9<br />

2-WIRE Address<br />

Master <strong>SX8725</strong><br />

Master <strong>SX8725</strong><br />

Master <strong>SX8725</strong><br />

Master<br />

Figure 7 - Timing Diagram for Reading an ADC Sample from <strong>SX8725</strong><br />

The default 2-WIRE slave address is 1001000 in binary.<br />

This is the standard part 2-WIRE slave address. Other addresses between 1001001 and 1001111 are available<br />

by special request.<br />

V1.8 © 2009 <strong>Semtech</strong> Corp. www.semtech.com<br />

14

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!