24.12.2014 Views

Version 04

Version 04

Version 04

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

HY16F188<br />

21-Bit ENOB Σ∆ADC<br />

32-Bit MCU and 64 KB Flash<br />

7.9 OPA Management System<br />

Typical values are at TA=25℃ and VDD3V = 3.0V. unless otherwise noted.<br />

Sym. Parameter Test Conditions Min. Typ. Max. Unit<br />

VDDA Power supply 2.2 3.6 V<br />

VOUT Output range 0 VDDA V<br />

VIN Input common range 0 VDDA V<br />

IOA OA current Each OA 120 uA<br />

VDDA = 3.0V,<br />

IOA_LO Output current loading 0.3V < Output voltage < VDDA-0.3V<br />

1 mA<br />

AD<br />

(push or pull)<br />

VDDA = 2.2V,<br />

0.3V < Output voltage < VDDA-0.3V<br />

0.5 mA<br />

CLOAD Max output capacitor load 1000 pF<br />

SR ADC input clock<br />

Loading R=10K,<br />

C=100pF, 0.3 -> VDDA-0.3V<br />

0.6 V/us<br />

GOPEN Open Loop Ggain Loading C=100pF 120 dB<br />

UGB Unit Gain Bandwidth Loading C=100pF, 3dB 1000 KHz<br />

PM Phase Margin Loading C=100pF 68 Deg<br />

GM Gain Margin VR+ = 2.4V VR-= 0V 18 dB<br />

VOS Offset error Vin = 1.2V ±5 mV<br />

Power supply<br />

rejection ratio<br />

Vout=1.2V, ∆VDDA . = 100mV, at DC 70 dB<br />

Common mode<br />

rejection ratio<br />

Vout=1.2V, ∆V IN = 100mV, at DC 70 dB<br />

DFD Digital filter delay VDDA=3.0V 2 us<br />

PSRR<br />

CMRR<br />

CSA Sample capacitor 10 pF<br />

© 2013 HYCON Technology Corp<br />

www.hycontek.com<br />

DS-HY16F188-V06_EN<br />

page50

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!