IntelR 80960 RN I/O Processor Datasheet

More documents

Recommendations

Info

Intel ® 80960RN I/O Processor Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Intel ® 80960RN I/O Processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com. Copyright © Intel Corporation, 2002 Intel, Intel Solutions960 and Intel i960 are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Data Sheet
Intel ® 80960RN I/O Processor Contents 1.0 About this Document................................................................................................7 1.1 Intel ® Solutions960 ® Program ...............................................................................7 1.2 Terminology...........................................................................................................7 1.3 Additional Information Sources .............................................................................7 2.0 Functional Overview .................................................................................................8 2.1 Key Functional Units .............................................................................................9 2.1.1 PCI-to-PCI Bridge Unit .............................................................................9 2.1.2 Private PCI Device Support......................................................................9 2.1.3 DMA Controller.........................................................................................9 2.1.4 Address Translation Unit ..........................................................................9 2.1.5 Messaging Unit.........................................................................................9 2.1.6 Memory Controller Unit ..........................................................................10 2.1.7 I2C Bus Interface Unit ............................................................................10 2.1.8 Secondary PCI Arbitration Unit ..............................................................10 2.1.9 Application Accelerator Unit ...................................................................10 2.1.10 Performance Monitor Unit ......................................................................10 2.1.11 Bus Interface Unit...................................................................................10 2.2 Intel ® i960 ® Core Features (Intel ® 80960JT).......................................................11 2.2.1 Burst Bus................................................................................................12 2.2.2 Timer Unit...............................................................................................12 2.2.3 Priority Interrupt Controller .....................................................................12 2.2.4 Faults and Debugging ............................................................................12 2.2.5 On-Chip Cache and Data RAM ..............................................................12 2.2.6 Local Register Cache .............................................................................13 2.2.7 Test Features .........................................................................................13 2.2.8 Memory-Mapped Control Registers .......................................................13 2.2.9 Instructions, Data Types and Memory Addressing Modes.....................13 3.0 Package Information...............................................................................................15 3.1 Package Introduction...........................................................................................15 3.1.1 Functional Signal Definitions ..................................................................15 3.1.1.1 Signal Pin Descriptions .............................................................16 3.1.2 540-Lead H-PBGA Package ..................................................................26 3.2 Package Thermal Specifications .........................................................................38 3.2.1 Thermal Specifications ...........................................................................38 3.2.1.1 Ambient Temperature................................................................38 3.2.1.2 Case Temperature ....................................................................38 3.2.1.3 Thermal Resistance ..................................................................39 3.2.2 Thermal Analysis....................................................................................39 3.3 Heat Sink Information..........................................................................................40 3.4 Vendor Information..............................................................................................40 3.4.1 Socket-Header Vendor...........................................................................40 3.4.2 Burn-in Socket Vendor ...........................................................................40 3.4.3 Shipping Tray Vendor.............................................................................41 3.4.4 Logic Analyzer Interposer Vendor ..........................................................41 3.4.5 JTAG Emulator Vendor ..........................................................................41 3.5 ............................................................................................................................41 Data Sheet 3
Page 1: Intel ® 80960RN I/O Processor Data
Page 5 and 6: Intel ® 80960RN I/O Processor Figu
Page 7 and 8: Intel ® 80960RN I/O Processor 1.0
Page 13 and 14: Intel ® 80960RN I/O Processor 2.2.
Page 17 and 18: Intel ® 80960RN I/O Processor Tabl
Page 27 and 28: Intel ® 80960RN I/O Processor Figu
Page 53 and 54:
Intel ® 80960RN I/O Processor 4.7
show all

IntelR 80960 RN I/O Processor Datasheet

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?