Xilinx pg013 LogiCORE IP RGB to YCrCb Color-Space Converter v5 ...

More documents

Recommendations

Info

Appendix F: Additional ResourcesXilinx Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72Solution Centers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73Technical Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73Ordering Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74Notice of Disclaimer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74RGB to YCrCb Color-Space Converter www.xilinx.com 4PG013 April 24, 2012
LogiCORE IP RGB to YCrCbColor-Space Converter v5.00.aIntroductionThe Xilinx LogiCORE IP RGB to YCrCbColor-Space Converter core is a simplified 3x3matrix multiplier converting three input colorsamples to three output samples in a singleclock cycle. The optimized structure uses onlyfour XtremeDSP slices by taking advantage ofthe dependencies between coefficients in theconversion matrix of most RGB to YCrCb 4:4:4or RGB to YUV 4:4:4 standards.Features• Built-in support for:° SD (ITU 601)° HD (ITU 709) PAL° HD (ITU 709) NTSC° YUV• Support for user-defined conversionmatrices• AXI4-Stream data interfaces• Optional AXI4-Lite control interface• Supports 8, 10, 12 and 16-bit per colorcomponent input and output• Built-in, optional bypass and test-patterngenerator mode• Built-in, optional throughput monitorsSupportedDevice Family (1)Supported UserInterfacesLogiCORE IP Facts TableCore SpecificsZynq 7000, Artix-7, Virtex®-7, Kintex®-7,Virtex-6, Spartan®-6AXI4-Lite, AXI4-Stream (2)Resources See Table 2-1 through Table 2-5.DocumentationDesign FilesExample DesignProvided with CoreProduct GuideNGC netlist, Encrypted HDLNot ProvidedTest Bench Verilog (3)Constraints FileSimulationModelsDesign EntryToolsNot ProvidedVHDL or Verilog Structural, C-Model (3)Tested Design ToolsCORE Generator tool, Platform Studio (XPS)14.1Simulation (4) Mentor Graphics ModelSim, Xilinx ® ISim 14.1Synthesis Tools Xilinx Synthesis Technology (XST) 14.1SupportProvided by Xilinx, Inc.1. For a complete listing of supported devices, see the releasenotes for this core.2. Video protocol as defined in the Video IP: AXI FeatureAdoption section of UG761 AXI Reference Guide.3. HDL test bench and C-Model available on the product pageon Xilinx.com at http://www.xilinx.com/products/intellectual-property/RGB_to_YCrCb.htm.4. For the supported versions of the tools, see the ISE DesignSuite 14: Release Notes Guide.• Supports spatial resolutions from 32x32 upto 7680x7680° Supports 1080P60 in all supporteddevice families° Supports 4kx2k @ 24 Hz in supportedhigh performance devicesRGB to YCrCb Color-Space Converter www.xilinx.com 5PG013 April 24, 2012Product Specification
Page 1 and 2: LogiCORE IP RGB toYCrCb Color-Space
Page 3: Clock Placement. . . . . . . . . .
Page 7 and 8: Licensing• Video surveillance•
Page 9 and 10: Resource UtilizationResource Utiliz
Page 11 and 12: Core Interfaces and Register SpaceX
Page 13 and 14: Core Interfaces and Register SpaceV
Page 15 and 16: Core Interfaces and Register SpaceC
Page 17 and 18: Core Interfaces and Register SpaceT
Page 19 and 20: Core Interfaces and Register SpaceE
Page 21 and 22: Core Interfaces and Register SpaceC
Page 23 and 24: Core Interfaces and Register SpaceT
Page 25 and 26: Graphical User InterfaceThe main sc
Page 27 and 28: Graphical User InterfaceThe previou
Page 29 and 30: Parameter Values in the XCO FilePar
Page 31 and 32: Chapter 4Designing with the CoreGen
Page 33 and 34: Color-Space Conversion BackgroundYU
Page 35 and 36: Color-Space Conversion BackgroundCC
Page 37 and 38: Color-Space Conversion BackgroundHa
Page 39 and 40: Color-Space Conversion BackgroundTh
Page 41 and 42: Clock, Enable, and Reset Considerat
Page 43 and 44: System ConsiderationsARESETnThe RGB
Page 45 and 46: Chapter 5Constraining the CoreRequi
Page 47 and 48: Chapter 6Detailed Example DesignNo
Page 49 and 50: Directory and File Contents• run_
Page 51 and 52: InteroperabilityInteroperabilityThe
Page 53 and 54: Appendix CDebuggingIt is recommende
Page 55 and 56:
Debugging FeaturesTable C-2:Trouble
Page 57 and 58:
Interfacing to Third-Party IPOften
Page 59 and 60:
Appendix DApplication Software Deve
Page 61 and 62:
Programmer’s GuideRGB_AutoSyncRes
Page 63 and 64:
Appendix EC-Model ReferenceInstalla
Page 65 and 66:
Using the C-ModelTable E-2:C-Model
Page 67 and 68:
Using the C-ModelTable E-4: Member
Page 69 and 70:
Using the C-Modelthe video mode val
Page 71 and 72:
Compiling with the RGB to YCrCb C-M
Page 73 and 74:
ReferencesReferencesThese documents
show all

Xilinx pg013 LogiCORE IP RGB to YCrCb Color-Space Converter v5 ...

Create successful ePaper yourself

Delete template?

Save as template?