11.07.2015 Views

Arria II GX Devices Family Overview

Arria II GX Devices Family Overview

Arria II GX Devices Family Overview

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

1–10 Chapter 1: <strong>Arria</strong> <strong>II</strong> <strong>GX</strong> Device <strong>Family</strong> <strong>Overview</strong><strong>Arria</strong> <strong>II</strong> <strong>GX</strong> Device ArchitectureTable 1–7 lists the preliminary external memory support.Table 1–7. External Memory Interface Maximum Performance for <strong>Arria</strong> <strong>II</strong> <strong>GX</strong> <strong>Devices</strong>—PreliminaryMemory TypeDDR SDRAMDDR2 SDRAMDDR3 SDRAMQDR <strong>II</strong>+/QDR <strong>II</strong> SRAMMaximum Performance200 MHz333 MHz400 MHz250 MHzfFor more information about the external memory interfaces support, refer to theExternal Memory Interfaces in <strong>Arria</strong> <strong>II</strong> <strong>GX</strong> <strong>Devices</strong> chapter.Nios <strong>II</strong>■■<strong>Arria</strong> <strong>II</strong> <strong>GX</strong> devices support all variants of the NIOS ® <strong>II</strong> processorNios <strong>II</strong> processors are supported by an array of software tools from Altera andleading embedded partners and are used by more designers than any otherconfigurable processorConfiguration Features■■■Configuration■Supports active serial (AS), passive serial (PS), fast passive parallel (FPP), andJTAG configuration schemes.Design Security■■Supports programming file encryption using 256-bit volatile and non-volatilesecurity keys to protect designs from copying, reverse engineering, andtampering in FPP configuration mode with an external host (such as a MAX ® <strong>II</strong>device or microprocessor), or when using the AS or PS configuration schemeDecrypts an encrypted configuration bitstream using the AES algorithm, anindustry standard encryption algorithm that is FIPS-197 certified and requiresa 256-bit security keyRemote System Upgrade■■■Allows error-free deployment of system upgrades from a remote locationsecurely and reliably without an external controllerSoft logic (either the Nios <strong>II</strong> embedded processor or user logic) implementationin the device helps download a new configuration image from a remotelocation, store it in configuration memory, and direct the dedicated remotesystem upgrade circuitry to start a reconfiguration cycleDedicated circuitry in the remote system upgrade helps to avoid system downtime by performing error detection during and after the configuration process,recover from an error condition by reverting back to a safe configurationimage, and provides error status information<strong>Arria</strong> <strong>II</strong> <strong>GX</strong> Device Handbook, Volume 1 © July 2010 Altera Corporation

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!