Annual report 2008 - Europractice-IC

More documents

Recommendations

Info

Reconfigurable andhigh-throughput low-densityparity-check (LDPC) decoder forquasi-cyclic (QC) codesIntegrated Systems Laboratory, ETH Zurich,8092 Zurich, SwitzerlandContacts:Dr. Hubert Kaeslin, C. Studer, A. BurgE-mails: kaeslin@ee.ethz.ch, studer@iis.ee.ethz.ch,apburg@iis.ee.ethz.chTechnology: UMC 0.18µm CMOSPurpose, applicationThis ASIC contains a reconfigurable and high-throughputlow-density parity-check (LDPC) decoder for quasi-cyclic(QC) codes. QC-LDPC codes are an optional feature inthe IEEE 802.11n draft Wireless LAN (WLAN) standardand are used to improve the error correction performancecompared to the mandatory convolutional code.The WLAN standard requires up to 600Mbit/s decodingthroughput and nine different QC-LDPC codes (three differentcode rates for three different block-lengths). TheQC-LDPC decoder ASIC is configurable at run-time tosupport all IEEE 802.11n codes and is also capable todecode virtually any QC-LDPC code that fits into the allocatedmemories. Since many other wireless communicationstandards also employ QC-LDPC codes, e.g., IEEE802.16e or DVB-S2, reconfigurability and flexibility ofthe architecture enable to re-use our design for otherwireless communication standards.Description of the chip (how design is done)The architecture has been described using VHDL on register-transferlevel. All simulations have been performedusing Modelsim. Synthesis has been performed withSynopsys Design Compiler and Cadence Encounter wasused for the back-end design.Specs, measurementsThe ASIC has been implemented in 0.18um (1P/6M)CMOS technology and successfully tested and measuredon a HP83000 production tester. The decoder isIEEE 802.11n-compliant and achieves a throughput upto 780Mbit/s at a maximum clock frequency of 208MHz.The total circuit area is 4.4mm 2 , consists of 144kGEs(GE = gate equivalent), and contains several on-chipSRAMs occupying 1.99mm 2 . Power-reduction methods,such as clock-gating and techniques on algorithmic level,have been implemented and yield power-savings ofup to 63%. Energy-efficiency measurements (in terms ofnJ per data bit) have shown that the decoder requires6.0nJ/bit to 1.9nJ/bit depending on the code rate andthe block-length.A publication describing the QC-LDPC decoding algorithm,the reconfigurable VLSI architecture, and the ASICimplementation has been accepted at the 42nd AnnualAsilomar Conference on Signals, Systems, and Computers2008. Reference: C. Studer, N. Preyss, C. Roth, A.Burg, “Configurable High-Throughput Decoder Architecturefor Quasi-Cyclic LDPC Codes,” 42 nd Asilomar Conferenceon Signals, Systems, and Computers 2008, toappear.Why europractice?Long-term MPW partner of Europractice and DZ ETH Zurich.32europractice | examples
List of Customers per country and number ofdesigns they have sent in for MPW fabricationCUSTOMER TOWN Numberof ASICsAustraliaEdith Cowan University Joondalup 11Monash University Clayton 1Motorola Australian Ressearch Centre Botany 1University of South Wales Sydney 3AustriaA3Pics Vienna 1ARC Seibersdorf Research Vienna 5austriamicrosystems Unterpremstaetten 64Austrian Aerospace Wien 2Carinthia Tech Institute Villach-St.Magdalen 1IEG Stockerau 1Johannes Keppler University Linz 3MED-el 2Securiton Wien 1TU Graz Graz 3TU Wien Vienna 12BelarusNTLab Minsk 4BelgiumAlcatel Space Hoboken 4AnSem Heverlee 3Browning International SA Herstal 1Cochlear Technology Centre Europe Mechelen 9ED&A Kapellen 3EqcoLogic Brussels 50Faculte Polytechnique de Mons Mons 8FillFactory Mechelen 2ICI - Security Systems Everberg 6ICSense Leuven 1IMEC Leuven 152K.U. Leuven Heverlee 102Katholieke Hogeschool Brugge-Oostende Oostende 23KHLim Diepenbeek 6KHK Geel 12KIHA Hoboken 2Macq Electronique Brussel 1Neurotech Louvain-la-Neuve 2Q-Star Test nv Brugge 2SDT International Bruxelles 1SEBA Service N.V. Grimbergen 1SIEMENS ATEA Herentals 2SIPEX Zaventem 4Societe de Microelectronique Charleroi 1Universite catholique de Louvain Louvain-la-Neuve 14Universiteit Gent Gent 62University of Antwerp Wilrijk 3Vrije Universiteit Brussel Brussels 79Xenics Leuven 1BrazilState University of Campinas - CenPRA Campinas 26CPqD - Telebras Campinas 7Genius Instituto de Tecnologia Manaus - Amazonas 3University Federal Pernambuco Recife 5UNESP/FE-G Guaratingueta - SP 3UNICAMP- University of Campinas Campinas, SP 17CUSTOMER TOWN Numberof ASICsUniversidade de Sao Paulo Sao Paulo-SP 31BulgariaTechnical University of Sofia Sofia 2CanadaCanadian Microelectronics Corporation Kingston, Ontario 9Epic Biosonics Victoria 4NanoWattICs Quebec 1Scanimetrix Edmonton 12University of Alberta Edmonton 1University of Toronto Toronto 1University of Waterloo Waterloo 3ChinaBeelab Semiconductor Hong Kong 1Dept.Computer Science and Technology BeiJing 1Fudan University Shanghai 2Microelectronics Center Harbin 1The Chinese University of Hong Kong Shatin-Hong Kong 19University of Macau Macau 2Hong Kong University of Science and Technology Hong Kong 7Zhejiang University Yuquan 1CroatiaUniversity of Zagreb Zagreb 2CyprusUniversity of Cyprus Nicosia 1Czech RepublicASICentrum s.r.o. Praha 4 6Brno University of Technology Brno 11Czech Technical University-FEE Prague 5DenmarkAalborg University Aalborg 43Algo Nordic A/S Cph 1Bang & Olufsen Struer 4DELTA Hoersholm 11GN-Danavox A/S Taastrup 4Microtronic A/S Roskilde 1Oticon A/S Hellerup 10PGS Electronic Systems Frb. 1Techtronic A/S Roskilde 1Tecnical University of Denmark Lyngby 4Thrane&Thrane Lyngby 1EgyptAmerican university of Cairo Cairo 1Bahgat Group - IEP Cairo 4EstoniaTallinn Technical University Tallinn 1FinlandDetection Technology Inc. Li 1Fincitec Oy Oulu 4Helsinki University of Technology Espoo 6Nokia Networks Espoo 2europractice | list of customers33
Page 4 and 5: Table of contentsForeword .........
Page 6 and 7: Phase I: ASIC DesignWhen When custo
Page 8 and 9: ments:>Start new batch of wafersPha
Page 10: Low cost IC prototypingThe The cost
Page 13 and 14: WEB sitehttp://www.europractice-ic.
Page 15 and 16: 0.18µ 29%0.25µ 15%MPW designs in
Page 17 and 18: AustraliaAustriaBelarusBelgiumBrazi
Page 19 and 20: A Low-Power and Accurate CMOS Tempe
Page 21 and 22: A Neural Implant ASIC for the Resto
Page 23 and 24: A Sub-μW Fully Tunable CMOS DPS fo
Page 25 and 26: the power supply mechanism. A remot
Page 27 and 28: X-band Monolithic RadiometerUnivers
Page 29 and 30: A 64 PixelModulated Light CameraEle
Page 31 and 32: Universal chipset for Ultra-Wideban
Page 33: figure 2: Results obtained from cal
Page 37 and 38: CUSTOMER TOWN Numberof ASICsOptek S
Page 39 and 40: CUSTOMER TOWN Numberof ASICsPortuga
Page 41 and 42: CUSTOMER TOWN Numberof ASICsLinear
Page 44: All information for MPW runs schedu

Annual report 2008 - Europractice-IC

Create successful ePaper yourself

Delete template?

Save as template?