13.07.2015 Views

MC95FR464_DS_REV2.0_20120104.pdf - ABOV Semiconductor

MC95FR464_DS_REV2.0_20120104.pdf - ABOV Semiconductor

MC95FR464_DS_REV2.0_20120104.pdf - ABOV Semiconductor

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

MC95FR332/432/364/464REVISION HISTORYVERSION 0.0 (June 28, 2008)Initial VersionVERSION 0.1 (November 27, 2008)1. Change OCD Ports from P1[1:0] to P2[2:1].2. Change address of RMR(Remocon Mode Register) from BA H to E8 H .3. Fix the sequence of generating reset signal due to BOD when the device enters STOPmode and wakes up by an interrupt.4. Append input capture function of timer 2, input capture function and pwm output functionof timer 3.VERSION 0.1 (November 27, 2008)1. Correct the method of controlling REMOUT port.VERSION 0.3 (April 27, 2009)1. Fix BODOUT0/1/2/3/4 level.BODOUT0 : 1.70V (Typ.) ± 50mVBODOUT1/2/3/4 : 1.85, 1.95, 2.05, 2.15 (Typ.) ± 100mVVERSION 0.4 (May 25, 2009)1. Correct operating mode description.2. Fix BODOUT1/2/3/4 levelBODOUT1/2/3/4 : 1.75, 1.85, 1.95, 2.05 (Typ.) ± 100mVVERSION 0.5 (July 29, 2009)1. 1.2 Features : Endurance 10,000 times2. 6. PORT STRUCTURE : Figure 6.1 & 6.23. BODOUT0 level : 1.65 ± 100mV4. 7.6 DC CHARACTERISTICS5. 10.6 Effective time of Interrupt Request : Figure 10.46. 10.7 Multiple Interrupts : Figure 10.57. 12.2 PERIPHERAL OPERATION IN SLEEP/STOP/BOD MODE : Table 12-18. Figure 12.2 Entry into BOD mode and Release sequence9. 13.4 Noise Canceller for External Reset Pin : fix T RNC (2us 8us)10. Figure 13.5 & 13.10 : Fix config read time and reset release time11. 15.5.3 : Fix function “void eeprom_init(unsigned int addr)”12. 16.1 FUSE Control RegisterVERSION 0.6 (September 15, 2009)1. 1.2 Features : remove WT2 January, 2012 Rev.2.0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!