16.01.2013 Views

S1D13806 TECHNICAL MANUAL

S1D13806 TECHNICAL MANUAL

S1D13806 TECHNICAL MANUAL

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Page 44 Epson Research and Development<br />

Vancouver Design Center<br />

6.3.2 Hitachi SH-4 Interface Timing<br />

CKIO<br />

A[20:1], M/R#<br />

RD/WR#<br />

BS#<br />

CSn#<br />

WEn#<br />

RD#<br />

RDY#<br />

D[15:0](write)<br />

D[15:0](read)<br />

T CKIO t2 t3<br />

t4<br />

t6 t7<br />

t8<br />

t11<br />

t9<br />

t12<br />

Figure 6-3: Hitachi SH-4 Interface Timing<br />

Note<br />

BUSCLK cannot be divided by 2 for this interface. CONF5 must be set to 0 (BUSCLK<br />

not divided).<br />

Note<br />

The SH-4 Wait State Control Register for the area in which the <strong>S1D13806</strong> resides must<br />

be set to a non-zero value. The SH-4 read-to-write cycle transition must be set to a<br />

non-zero value (with reference to BUSCLK).<br />

Note<br />

RDY# is always driven when CONF6 =1.<br />

<strong>S1D13806</strong> Hardware Functional Specification<br />

X28B-A-001-11 Issue Date: 02/01/23<br />

t12<br />

t13 t14<br />

t15<br />

t16<br />

t5<br />

t17<br />

t10<br />

t18

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!