Analog CMOS Integrated Circuit Design Set 2 - Courses - University ...

More documents

Recommendations

Info

Back-End Processing • Contact and metal layers fabrication SM EECE 588 – Set 1: Introduction and Background Back-End Processing • Large contact areas should be avoided to minimize the possibility of spiking SM EECE 588 – Set 1: Introduction and Background SM 22 43 44
SM MOS Layout - 1 • It is beneficial to have some insight into the layout of the MOS devices. • When laying out a design, there are many important parameters we need to pay attention to such as: drain and source areas, interconnects, and their connections to the silicon through contact windows. • Design rules determine the criteria that a circuit layout must meet for a given technology. Things like, minimum length of transistors, minimum area of contact windows, … SM EECE 488 – Set 2: Background MOS Layout - 2 Example: Figures below show a circuit with a suggested layout. • The same circuit can be laid out in different ways, producing different electrical parameters (such as different terminal capacitances). EECE 488 – Set 2: Background SM 23 45 46
Page 1 and 2: EECE488: Analog CMOS Integrated Cir
Page 3 and 4: SM Simplistic Model • MOS transis
Page 5 and 6: • MOS transistor Symbols: SM Phys
Page 7 and 8: SM Threshold Voltage - 4 • In pra
Page 9 and 10: If V SM DS Long Channel Current Equ
Page 11 and 12: I D SM Long Channel Current Equatio
Page 13 and 14: • PMOS Regions of Operation: SM R
Page 15 and 16: SM Transconductance - 3 • Transco
Page 17 and 18: SM Channel Length Modulation - 1
Page 19 and 20: CMOS Processing Technology • Top
Page 21: Self-Aligned Process • Why source
Page 25 and 26: SM Device Capacitances - 3 In Cut-o
Page 27 and 28: Importance of Layout Example (Folde
Page 29 and 30: • Inductors Passive Devices SM EE
Page 31 and 32: • Small-Signal Model: SM Small Si
Page 33 and 34: SM Circuit Impedance - 3 Example:
Page 35 and 36: SM Equivalent Transconductance - 2
Page 37 and 38: SM Drain-Induced Barrier Lowering (
Page 39: SM Output Impedance Variation in Sh

Analog CMOS Integrated Circuit Design Set 2 - Courses - University ...

Create successful ePaper yourself

Delete template?

Save as template?