FM3 MB9B500 Series - Microcontrollers - Fujitsu

More documents

Recommendations

Info

MB9B500 Series ・ Setting examples of compare time at AVcc 4.5V Register Value Compare Time [μs] CT2 to CT0 PCLK = 20MHz PCLK = 30MHz PCLK = 33MHz PCLK = 40MHz 0 - - - - 1 1.200 0.800 0.727 - 2 1.700 1.133 1.030 0.850 3 2.200 1.467 1.333 1.100 4 2.700 1.800 1.636 1.350 5 3.200 2.133 1.939 1.600 6 3.700 2.467 2.242 1.850 7 (initial value) 4.200 2.800 2.545 2.100 PCLK : peripheral clock (PCLK) frequency - : Setting prohibited * This table covers only compare time data. ・ Setting examples of compare time at 2.7V AVcc 4.5V Register Value Compare Time [μs] CT2 to CT0 PCLK = 20MHz PCLK = 30MHz PCLK = 33MHz PCLK = 40MHz 0 - - - - 1 - - - - 2 - - - - 3 2.200 - - - 4 2.700 - - - 5 3.200 2.133 - - 6 3.700 2.467 2.242 - 7 (initial value) 4.200 2.800 2.545 2.100 PCLK : peripheral clock (PCLK) frequency - : Setting prohibited * This table covers only compare time data. 98 DS706-00010-1v0-E
・Definition of 10-bit A/D Converter Terms Digital output MB9B500 Series ・ Resolution : Analog variation that is recognized by an A/D converter. ・ Linearity error : Deviation of the line between the zero-transition point (0b0000000000 0b0000000001) and the full-scale transition point (0b1111111110 0b1111111111) from the actual conversion characteristics. ・ Differential linearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB. ・ Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error, and linearity error. 0x3FF 0x3FE 0x3FD 0x004 0x003 0x002 0x001 Linearity error of digital output N = Differential linearity error of digital output N = 1LSB = Actual conversion characteristics {1 LSB(N-1) + VOT} Linearity error Differential linearity error Actual conversion characteristics Ideal characteristics VFST - VOT 1022 VFST (Actuallymeasured value) VNT (Actually-measured value) (Actually-measured value) VNT - {1LSB × (N - 1) + VOT} 1LSB V(N + 1) T - VNT 1LSB [LSB] - 1 [LSB] N : A/D converter digital output value. VOT : Voltage at which the digital output changes from 0x000 to 0x001. VFST : Voltage at which the digital output changes from 0x3FE to 0x3FF. VNT : Voltage at which the digital output changes from 0x(N − 1) to 0xN. Digital output 0x(N+1) 0x(N-1) 0x(N-2) Actual conversion characteristics Ideal characteristics V(N+1)T (Actually-measured value) (Actually-measured value) Actual conversion characteristics AVss AVRH AVss AVRH Analog input Analog input DS706-00010-1v0-E VOT 0xN VNT 99
Page 1 and 2:
FUJITSU SEMICONDUCTOR DATA SHEET Co
Page 3 and 4:
MB9B500 Series Multi-function Seri
Page 5 and 6:
Dual Timer (Two 32/16bit Down Count
Page 7 and 8:
PRODUCT LINEUP MB9B500 Series Memo
Page 9 and 10:
PIN ASSIGNMENT FPT-100P-M20/M23 VS
Page 11 and 12:
BGA-112P-M04 MB9B500 Series ・ Th
Page 13 and 14:
Pin no. LQFP-100 BGA-112 LQFP-120 D
Page 15 and 16:
Page 17 and 18:
Page 19 and 20:
Page 21 and 22:
Page 23 and 24:
Page 25 and 26:
MB9B500 Series SIGNAL DESCRIPTION
Page 27 and 28:
MB9B500 Series The number after the
Page 29 and 30:
Page 31 and 32:
Page 33 and 34:
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
MB9B500 Series Type Circuit Remarks
Page 43 and 44:
MB9B500 Series Type Circuit Remarks
Page 45 and 46:
MB9B500 Series PRECAUTIONS FOR HAN
Page 47 and 48: MB9B500 Series Precautions for Pac
Page 49 and 50: HANDLING DEVICES MB9B500 Series Po
Page 51 and 52: HANDLING MB9BF500 MB9B500 Series H
Page 53 and 54: MB9BF504/505/506 Block Diagram TRST
Page 55 and 56: MB9B500 Series Memory Map(2) 0x2008
Page 57 and 58: PIN STATUS IN EACH CPU STATE The te
Page 59 and 60: Pin status type Power-on reset or l
Page 61 and 62: Pin status type Function group Powe
Page 63 and 64: MB9B500 Series 2. Absolute Maximum
Page 65 and 66: DC Characteristics The following ta
Page 67 and 68: MB9B500 Series (2) MB9BF504/505/506
Page 69 and 70: MB9B500 Series 2. Pin Characteristi
Page 71 and 72: MB9B500 Series (2) Sub Clock Input
Page 73 and 74: MB9B500 Series (7) External Bus Tim
Page 75 and 76: MB9B500 Series ・ NAND FLASH mode
Page 77 and 78: (8) Base Timer Input Timing ・ Tim
Page 79 and 80: SCK SOT SIN SCK SOT SIN V IH tF DS7
Page 81 and 82: S C K S O T S IN S C K S O T S IN V
Page 83 and 84: SCK SOT SIN SCK SOT SIN *2 VOH VO L
Page 85 and 86: SCK SOT SIN SCK SOT SIN VOH VOL MB9
Page 87 and 88: MB9B500 Series (11) Quadrature Posi
Page 89 and 90: MB9B500 Series (12) I 2 C timing (V
Page 91 and 92: MB9B500 Series (14) JTAG timing (Vc
Page 93 and 94: (Continued) MB9B500 Series The outp
Page 95 and 96: MB9B500 Series ・ Setting examples
Page 97: MB9B500 Series ・ Setting examples
Page 101 and 102: 12bit A/D Converter This chapter sh
Page 103 and 104: ・Definition of 12-bit A/D Convert
Page 105 and 106: MB9B500 Series *3 : The output driv
Page 107 and 108: (Continued) Figure 1 Low-Speed Load
Page 109 and 110: Flash Memory Write/Erase Characteri
Page 111 and 112: Power supply current (Sub timer mod
Page 113 and 114: PACKAGE DIMENSIONS 100-pin plastic
Page 115 and 116: (Continued) 120-pin plastic LQFP (F
Page 117 and 118: MAJOR CHANGES IN THIS EDITION Page
Page 119 and 120: DS706-00010-1v0-E MB9B500 Series 11
show all

FM3 MB9B500 Series - Microcontrollers - Fujitsu

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?