F-240 CFast TM Card - Swissbit

More documents

Recommendations

Info

5.4.3 Connection when the card uses the Card Detect functionality and the PHYSLP functionality The circuit is modified when PHYSLP is intended to be used. CDI is connected to an active LVCMOS level output port on the host controller. The same restrictions as in the previous section apply. Based on the above, the following is recommended: a. CDI will be connected to a host controller output port. b. CDO will be connected to an input port on the host controller. c. CDO will be connected to a pull-up resistor on the host. The value of the resistor is calculated so that the voltage drop across the resistor when the card CDO is connected and CDI is not connected will not exceed 0.4V. The leakage current of the card controller is up to 1A. As an example, if the host controller leakage is also 1A, the pull-up resistor may have a value of up to 200K . It is recommended that the pull-up resistor value will be as high as possible in order to have no effect on the card controller and to conserve power. d. During normal operation CDI will, by default, be driven by the host controller to a logic LOW level. This enables Card Detect functionality, the same as in section 5.4.2 . When a card supports the PHYSLP functionality, SATA is in Slumber mode, and the host wants to put the card into PHYSLP mode, the host will 1. Disregard the CDO input port. 2. Drive CDI to a logic HIGH level e. In case the Card Detect functionality is required while in the PHYSLP power mode, there is a mechanism described in the CFast specification. This mechanism consists of pulsing CDI to logic LOW for a period of less than 2 milliseconds, and sampling CDO while CDI is at logic LOW. The CFast specification specifies that a CDI pulse going to logic LOW of less than 2 milliseconds will not affect the device PHYSLP state. See Figure 3. Figure 3 - CFast connection for Card Detect and PHYSLP functionality CDI Output only Host Electronics Host Controller CFast card Input only Input only Controller Swissbit AG Swissbit reserves the right to change products or specifications without notice. Revision: 1.20 Industriestrasse 4 CH-9552 Bronschhofen www.swissbit.com F-240_data_sheet_CA-HxBV_Rev120.doc Switzerland industrial@swissbit.com Page 12 of 60 CDO Internal connection (optional) Vcc Pull-up resistor, 100KOhm to 200 KOhm
5.5 Power Management See the SATA specification for more information on SATA PHY power modes. SATA PHY power modes affect only the SATA PHY, not the device power status. PHYSLP mode can be used by the host to relatively quickly minimize (and restore) PHY power. It may also be used to further reduce CFast device power after the host has sent commands to put the CFast device in a low power device state. A device’s ability to support PHYSLP mode is indicated in Identify Drive Word 161 (CFast Specific Support). 5.5.1 PHYSLP protocol overview If the host and device support PHYSLP mode the following protocols shall be used to enter and exit PHYSLP mode. To enter PHYSLP mode the protocol is: a) The host shall send a request for the card to enter the SATA PHY Slumber mode. See the SATA specification for more information. b) After the CFast PHY has gone into Slumber power mode, the host shall deassert CDI. c) The host and the device shall power down their respective PHYs retaining calibration information. d) After deasserting CDI and entering PHYSLP mode, the host may assert CDI for a period of less than one millisecond to check for device presence. To exit PHYSLP mode the protocol is: a) The host shall assert CDI. The CFast card shall not respond to CDI assertions of less than two milliseconds. b) The host and the device shall power up their respective PHYs into SATA PHY Slumber mode. The device shall send a SATA COMWAKE signal to begin the SATA defined slumber to PHYRDY sequence (see section “Power-On Sequence State Machine” in the SATA specification). Figure 4: PHYSLP entry timing diagram Figure 5: PHYSLP exit timing diagram Swissbit AG Swissbit reserves the right to change products or specifications without notice. Revision: 1.20 Industriestrasse 4 CH-9552 Bronschhofen www.swissbit.com F-240_data_sheet_CA-HxBV_Rev120.doc Switzerland industrial@swissbit.com Page 13 of 60
Page 1 and 2: Product data sheet Industrial CFast
Page 3 and 4: 2 Table of Content 1 FEATURES .....
Page 5 and 6: 3 Order Information 3.1 Available S
Page 7 and 8: 4.2 System Performance Table 2: Sys
Page 9 and 10: 5 Electrical interface 5.1 Electric
Page 11: 5.4 Card detection and PHYSLP funct
Page 15 and 16: For reasons of backward compatibili
Page 17 and 18: Table 17: Diagnostic Codes Code Err
Page 19 and 20: Word Address Default Value Total By
Page 21 and 22: Bit 2 shall be set to 1 indicating
Page 23 and 24: Bit 1 1 = Supports non-zero buffer
Page 25 and 26: Bit2 1 = Media serial number is val
Page 27 and 28: Table 26: NOP Task File Register 7
Page 29 and 30: Disk errors encountered during Read
Page 31 and 32: 6.20 Read Sector(s) (20h) This comm
Page 34 and 35: Table 45: Security Freeze Lock Task
Page 36 and 37: Features 01h and 81h are used to en
Page 38 and 39: On reset BIOS receives control afte
Page 40 and 41: CYLINDER LOW nu SECTOR NUM nu SECTO
Page 42 and 43: Table 67: Write FPDMA queued Task F
Page 44 and 45: 6.49 Write Verify (3Ch) This comman
Page 46 and 47: The data structure returned is: Tab
Page 48 and 49: Table 82: Correctable ECC Errors At
Page 50 and 51: 7.4 S.M.A.R.T. Read Attribute Thres
Page 52 and 53: 8 Package mechanical Figure 6: CFAS
Page 54 and 55: 9 Declaration of Conformity We Manu
Page 56 and 57: Swissbit is obliged to minimize the
Page 58 and 59: 11.11 Temp. Option 11.12 DIE Classi
Page 60: Revision History Table 105: Documen

F-240 CFast TM Card - Swissbit

Create successful ePaper yourself

Delete template?

Save as template?