FAN7380 Half-Bridge Gate Driver - Fairchild Semiconductor

FAN7380 

Half-Bridge Gate Driver 

Features 

• Floating Channel Designed for Bootstrapping 

Operation to +600V 

• Typically 90mA/180mA Sourcing/Sinking Current 

Driving Capability for Both Channels 

• Common-Mode dv/dt Noise Canceling Circuit 

• Extended Allowable Negative V S Swing to -9.8V for 

Signal Propagation at V CC =V BS =15V 

• V CC & V BS Supply Range from 10V to 20V 

• UVLO Functions for Both Channels 

• TTL-Compatible Input Logic Threshold Levels 

• Matched Propagation Delay Below 50ns 

• Built-in 100ns Dead-Time Control Function 

• Output in Phase with Input Signal 

Typical Applications 

• Fluorescent Lamp Ballast 

• Compact Fluorescent Lamp Ballast 

Description 

February 2007 

The FAN7380 is a monolithic half-bridge gate drive IC for 

MOSFETs and IGBTs, which operate up to +600V. 

Fairchild’s high-voltage process and common-mode 

noise canceling technique give stable operation of highside 

driver under high-dv/dt noise circumstances. An 

advanced level-shift circuit allows high-side gate driver 

operation up to V S =-9.8V (typical) for V BS =15V. The 

input logic level is compatible with standard TTL-series 

logic gates. The internal shoot-through protection circuit 

provides 100ns dead-time to prevent output switching 

devices from both conduction during transition periods. 

UVLO circuits for both channels prevent malfunction 

when V CC and V BS are lower than the specified 

threshold voltage. Output drivers typically source/sink at 

90mA/180mA, respectively, which is suitable for 

fluorescent / compact fluorescent lamp ballast 

applications and the systems that require low di/dt noise. 

FAN7380 Half-Bridge Gate Driver 

8-SOP 

Ordering Information 

Device Package Pb-Free Operating Temperature Packing 

FAN7380M (1) Tube 

8-SOP Yes -40°C ~ +125°C 

FAN7380MX (1) 

Tape & Reel 

Note: 

1. These devices passed wave soldering test by JESD22A-111. 

© 2005 Fairchild Semiconductor Corporation www.fairchildsemi.com 

FAN7380 Rev. 1.0.5

Typical Application Circuit 

15V 

LIN 

1 LIN 

R BOOT D BOOT 

V B 

HIN 

2 HIN HO 7 

V S 

3 V CC 6 

C1 

4 COM LO 5 

8 

C BOOT 

R1 

R3 

R2 

Q1 

Q2 

600V 

Load 


R4 

FAN7380 Rev.03 

Figure 1. Application Circuit for Fluorescent Lamp Ballast 

Internal Block Diagram 

8 

V B 

UVLO 

HIN 

2 

SCHMITT TRIGGER 

INPUT 

HS(ON/OFF) 

PULSE 

GENERATOR 

NOISE 

CANCELLER 

R 

R 

S 

Q 

DRIVER 

7 

6 

HO 

V S 

UVLO 

3 

V CC 

LIN 

1 

SHOOT THOUGH 

PREVENTION 

{DEAD-TIME=100ns} 

LS(ON/OFF) 

DELAY 

DRIVER 

5 

LO 

4 

COM 


Figure 2. Functional Block Diagram of FAN7380 


FAN7380 Rev. 1.0.5 2

Pin Configuration 

LIN 

HIN 

V CC 

COM 

1 

2 

3 

4 

FAN7380 

8 

7 

6 

5 


V B 

HO 

V S 

LO 


Figure 3. Pin Configuration (Top View) 

Pin Definitions 

Pin # Name I/O Description 

1 LIN I Logic Input for Low-Side Gate Driver Output 

2 HIN I Logic Input for High-Side Gate Driver Output 

3 V CC I Low-Side Supply Voltage 

4 COM Logic Ground and Low-Side Driver Return 

5 LO O Low-Side Driver Output 

6 V S I High-Voltage Floating Supply Return 

7 HO O High-Side Driver Output 

8 V B I High-Side Floating Supply 



Absolute Maximum Ratings 

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be 

operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In 

addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. 

The absolute maximum ratings are stress ratings only. T A =25°C, unless otherwise specified. 

Symbol Parameter Min. Max. Unit 

V S High-side offset voltage V B -25 V B +0.3 

V B High-side floating supply voltage -0.3 625 

V HO High-side floating output voltage HO V S -0.3 V B +0.3 

V CC Low-side and logic-fixed supply voltage -0.3 25 

V 

V LO Low-side output voltage LO -0.3 V CC +0.3 

V IN Logic input voltage (HIN, LIN) -0.3 V CC +0.3 

COM Logic ground V CC -25 V CC +0.3 

dV S /dt Allowable offset voltage slew rate 50 V/ns 

(2)(3)(4) 

P D Power dissipation 0.625 W 

θ JA Thermal resistance, junction-to-ambient 200 °C/W 

T J Junction temperature 150 °C 

T S Storage temperature -50 150 °C 


Notes: 

2. Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material). 

3. Refer to the following standards: 

JESD51-2: Integral circuits thermal test method environmental conditions - natural convection 

JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages 

4. Do not exceed P D under any circumstances. 

Recommended Operating Ratings 

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended 

operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not 

recommend exceeding them or designing to Absolute Maximum Ratings. 

Symbol Parameter Min. Max. Unit 

V B High-side floating supply voltage V S +10 V S +20 

V S High-side floating supply offset voltage 6-V CC 600 

V HO High-side (HO) output voltage V S V B 

V LO Low-side (LO) output voltage COM V CC 

V 

V IN Logic input voltage (HIN, LIN) COM V CC 

V CC Low-side supply voltage 10 20 

T A Ambient temperature -40 125 °C 



Static Electrical Characteristics 

V BIAS (V CC , V BS ) = 15.0V, T A = 25°C, unless otherwise specified. The V IN and I IN parameters are referenced to COM. 

The V O and I O parameters are referenced to V S and COM and are applicable to the respective outputs HO and LO. 

Symbol Parameter Conditions Min. Typ. Max. Unit 

V CCUV + 

V BSUV + 

V CCUV - 

V BSUV - 

V CCUVH 

V BSUVH 

V CC & V BS supply under-voltage 

positive going threshold 

V CC & V BS supply under-voltage 

negative going threshold 

V CC supply under-voltage lockout 

hysteresis 

8.2 9.2 10.0 

7.6 8.7 9.6 

I LK Offset supply leakage current V B =V S =600V 50 

I QBS Quiescent V BS supply current V IN =0V or 5V 44 100 µA 

I QCC Quiescent V CC supply current V IN =0V or 5V 70 180 

I PBS Operating V BS supply current f IN =20kHz, rms value 600 

I PCC Operating V CC supply current f IN =20kHz, rms value 610 

µA 

V IH Logic "1" input voltage 2.5 

V IL Logic "0" input voltage 0.8 

V 

V OH High-level output voltage, V BIAS -V O 2.8 

I O =20mA 

V OL Low-level output voltage, V O 1.2 

V 

I IN+ Logic "1" input bias current V IN =5V 5 40 

I IN- Logic "0" input bias current V IN =0V 1.0 2.0 

µA 

I O+ Output HIGH short-circuit pulse current V O =0V,V IN =5V with PW≤10µs 60 90 

I O- Output LOW short-circuit pulsed current V O =15V,V IN =0V with PW≤10µs 130 180 

mA 

Allowable negative V 

V S pin voltage for 

S HIN signal propagation to HO 

-9.8 -7.0 V 

0.5 

V 


Dynamic Electrical Characteristics 

V BIAS (V CC , V BS ) = 15.0V, V S = COM, C L = 1000pF and T A = 25°C, unless otherwise specified. 

Symbol Parameter Conditions Min. Typ. Max. Unit 

t on Turn-on propagation delay V S =0V 70 135 200 

t off Turn-off propagation delay V S =0V or 600V (5) 60 130 190 

t r Turn-on rise time 160 230 290 

t f Turn-off fall time 20 90 160 

DT Dead-time 80 120 190 

MT Delay matching, HS & LS turn-on/off 50 

Note: 

5. This parameter guaranteed by design. 

ns 



Typical Performance Characteristics 

Turn-on Turn-On Propagation Delay [nsec] [ns] 

200 

190 

180 

170 

160 

150 

140 

130 

120 

110 

V VCC=VBS 

COM=0V 

CL=1nF 

C Ta=25°C 

L =1nF 

T A =25°C 

High-Side 

Low-Side 

100 

90 

80 

10 12 14 16 18 20 

Supply Voltage [V] 

Turn-on Turn-On Propagation Delay [nsec] [ns] 

200 

190 

180 

170 

160 

150 

140 

130 

120 

VCC=VBS=15V 

V =15V 

COM=0V 

CL=1nF 

C L =1nF 

High-Side 

Low-Side 

110 

100 

90 

80 

-40 -20 0 20 40 60 80 100 120 

Temperature [°C] 

[°C] 


Figure 4. Turn-On Propagation Delay vs. Supply 

Voltage 

Figure 5. Turn-On Propagation Delay vs. Temp. 

Turn-off Turn-Off Propagation Delay [nsec] [ns] 

200 

180 

160 

140 

120 

100 

Low-Side 

High-Side 

80 

10 12 14 16 18 20 


V VCC=VBS 

COM=0V 

CL=1nF 

C Ta=25°C 

L =1nF 

T A =25°C 

Figure 6. Turn-Off Propagation Delay vs. Supply 

Voltage 

Turn-off Turn-Off Propagation Delay [ns] 

[nsec] 

200 

190 

180 

170 

160 

150 

140 

130 

120 

110 

100 

90 

VCC=VBS=15V 

V CC BS =15V 

COM=0V 

COM=0V 

CL=1nF 

C L =1nF 

Low-Side 

High-Side 

80 

-40 -20 0 20 40 60 80 100 120 


Figure 7. Turn-Off Propagation Delay vs. Temp. 

Turn-On Turn-on Rising Time [nsec] [ns] 

350 

300 

250 

200 

V VCC=VBS 

CC BS 

COM=0V 

COM=0V 

CL=1nF 

C Ta=25°C 

L =1nF 

High-Side 

T A =25°C 

Low-Side 

150 

100 

10 12 14 16 18 20 


Figure 8. Turn-On Rising Time vs. Supply Voltage 

Turn-on Turn-On Rising Time [nsec] [ns] 

300 

280 

260 

240 

220 

200 

180 

160 

140 

V VCC=VBS=15V 

=15V 

COM=0V 

CL=1nF 

C L =1nF 

Low-Side 

High-Side 

120 

100 

-40 -20 0 20 40 60 80 100 120 


Figure 9. Turn-On Rising Time vs. Temp. 



Typical Performance Characteristics (Continued) 

Turn-off Turn-Off Falling Time [nsec] [ns] 

120 

110 

100 

90 

80 

V VCC=VBS 

CC BS 

COM=0V 

COM=0V 

CL=1nF 

C Ta=25°C L =1nF 

High_side 

T A =25°C 

Low-Side 

70 

60 

50 

10 12 14 16 18 20 

Turn-Off Turn-off Falling Time [nsec] [ns] 

150 

140 

130 

120 

110 

100 

90 

80 

70 

60 

50 

40 

V VCC=VBS=15V 

=15V 

COM=0V 

CL=1nF 

C L =1nF 

High-Side 

Low-Side 

30 

20 

10 

0 

-40 -20 0 20 40 60 80 100 120 




Figure 10. Turn-Off Falling Time vs. Supply Voltage 

Figure 11. Turn-Off Falling Time vs. Temp. 

Dead-Time [nsec] [ns] 

200 

180 

160 

140 

120 

100 

80 

60 

40 

HIN 

LIN 

DT1 

90% 

DT2 

LO 

10% 

HO 90% 

10% 

DT2 

DT1 

V VCC=VBS 

=V COM=0V 

C CL=1nF L Ta=25°C 

T A =25°C 

10 12 14 16 18 20 


Figure 12. Dead-Time vs. Supply Voltage 

Dead-Time [nsec] [ns] 

200 

HIN 

190 

180 

V VCC=VBS=15V 

=15V 

LIN 

170 

COM=0V 

160 

DT1 

90% 

DT2 

CL=1nF 

150 

LO 

10% 

C L =1nF 

140 

HO 90% 

10% 

130 

120 

DT1 

110 

100 

90 

80 

DT2 

70 

60 

50 

40 

30 

20 

10 

0 

-40 -20 0 20 40 60 80 100 120 


Figure 13. Dead-Time vs. Temp. 

Output Sourcing Current [mA] 

130 

120 

110 

100 

90 

80 

70 

60 

50 

VCC=VBSV COM=0V 

LO=HO=0V 

Ta=25°C LO=HO=0V 

T A =25°C 

High-Side 

Low-Side 

40 

10 12 14 16 18 20 


Figure 14. Output Sourcing Current vs. Supply 

Voltage 

Output Sourcing Current [mA] 

200 

180 

160 

140 

120 

100 

80 

60 

VCC=VBS=15VV =15V 

COM=0V 

COM=0V 

LO=HO=0V 

LO=HO=0V 

Low-Side 

High-Side 

40 

20 

0 

-40 -20 0 20 40 60 80 100 120 


Figure 15. Output Sourcing Current vs. Temp. 




Output Sinking Current [mA] 

240 

VCC=VBS V 220 

COM=0V 

LO=VCC, HO=VB 

200 

Ta=25°C LO=V CC , HO=V B 

T 180 A =25°C 

High-Side 

160 

Low-Side 

140 

120 

100 

80 

10 12 14 16 18 20 

Output Sinking Current [mA] 

300 

280 

260 

240 

220 

200 

180 

160 

140 

120 

100 

80 

60 

-40 -20 0 20 40 60 80 100 120 



V VCC=VBS=15V 

=15V 

COM=0V 

LO=VCC, HO=VB 

LO=V CC , HO=V B 

Low-Side 

High-Side 


Figure 16. Output Sinking Current vs. Supply Voltage 

Figure 17. Output Sinking Current vs. Temp. 

Allowable Allowable Negative Negative VS VS Voltage 

Voltage 

for Signal for Signal Propagation to to High-Side [V] 

-4 

-6 

-8 

-10 

-12 

-14 

-16 

-18 

10 12 14 16 18 20 


V VCC=VBS 

COM=0V 

Ta=25°C 

T A =25°C 

Figure 18. Allowable Negative V S Voltage for Signal 

Propagation to High-Side vs. Supply Voltage 

Allowable Allowable 

Negative Negative 

VS VS 

Voltage 

Voltage 

for Signal for Signal Propagation to to High-Side [V] 

-8.0 

-8.5 

-9.0 

-9.5 

-10.0 

-10.5 

VCC=VBS=15V 

V =15V 

COM=0V 

-11.0 

-40 -20 0 20 40 60 80 100 120 


[°C] 

Figure 19. Allowable Negative V S Voltage for Signal 

Propagation to High-Side vs. Temp. 

IQCC [uA] 

IQCC [μA] 

100 

80 

60 

VBS=15VV CC =V BS 

COM=0V 

COM=0V 

HIN=LIN=0V 

TA=25°C HIN=LIN=0V 

T A =25°C 

40 

20 

0 

0 5 10 15 20 


Figure 20. I QCC vs. Supply Voltage 

IQCC [uA] 

IQCC [μA] 

105 

100 

95 

90 

85 

80 

75 

70 

65 

60 

55 

50 

45 

-40 -20 0 20 40 60 80 100 120 


Figure 21. I QCC vs. Temp. 

VCC=VBS=15VV =15V 

COM=0V 

HIN=LIN=0V 

HIN=LIN=0V 




IQBS [μA] 

IQBS [uA] 

80 

70 

60 

50 

40 

V VCC=15V 

COM=0V 

HIN=LIN=0V 

T Ta=25°C A 30 

20 

10 

0 

0 5 10 15 20 

56 

54 

VCC=15V 

COM=0V 

52 

HIN=LIN=0V 

50 

IQBS [uA] 

48 

46 

44 

42 

40 

38 

36 

34 

-40 -20 0 20 40 60 80 100 120 



[°C] 

IQBS [μA] 


Figure 22. I QBS vs. Supply Voltage 

Figure 23. I QBS vs. Temp. 

VOH [V] 

VOH [V] 

2.3 

2.2 

2.1 

2.0 

1.9 

1.8 

1.7 

1.6 

High-Side 

Low-Side 

V VCC=VBS 

COM=0V 

HIN=LIN=5V 

HIN=LIN=5V 

IL=20mA 

I L =20mA 

Ta=25°C 

T A =25°C 

VOH [V] 

VOH [V] 

2.2 

2.0 

1.8 

1.6 

1.4 

V VCC=VBS=15V 

=V =15V 

COM=0V COM=0V 

HIN=LIN=5V 

IL=20mA I L High-Side 

Low-Side 

1.5 

1.4 

10 12 14 16 18 20 

Supply Voltage [V] [V] 

Figure 24. High-Level Output Voltage vs. Supply 

Voltage 

1.2 

-40 -20 0 20 40 60 80 100 120 


Figure 25. High-Level Output Voltage vs. Temp. 

VOL [V] 

VOL [V] 

0.75 

0.70 

0.65 

0.60 

V CC VCC=VBS 

COM=0V 

COM=0V 

HIN=LIN=0V 

HIN=LIN=0V 

IL=20mA 

I L =20mA 

Ta=25°C 

T A =25°C 

VOL [V] 

VOL [V] 

0.80 

0.75 

0.70 

0.65 

0.60 

0.55 

0.50 

VCC=VBS=15V 

V =15V 

COM=0V 

HIN=LIN=0V 

IL=20mA I L Low-Side 

High-Side 

0.55 

High-Side 

0.45 

0.50 

Low-Side 

0.40 

0.35 

10 12 14 16 18 20 


Figure 26. Low-Level Output Voltage vs. Supply 

Voltage 

-40 -20 0 20 40 60 80 100 120 


Figure 27. Low-Level Output Voltage vs. Temp. 




IN+/IN- [μA] 

[uA] 

5 

4 

3 

2 

1 

IN+ 

V VCC=VBS 

CC BS 

COM=0V 

COM=0V 

IN=VCC or IN=0V 

IN=V Ta=25°C CC or IN=0V 

T A =25°C 

IN- 

0 

0 5 10 15 20 

IN+ [μA] 

[uA] 

7.0 

6.5 

6.0 

5.5 

5.0 

4.5 

4.0 

HIN=LIN=5V 

HIN 

LIN 

3.5 

3.0 

2.5 

2.0 

-40 -20 0 20 40 60 80 100 120 




Figure 28. Input Bias Current vs. Supply Voltage 

Figure 29. Input Bias Current vs. Temp. 

11 

11.0 

10.5 

VCCUV+/VCCUV- [V] 

VCCUV+/VCCUV- [V] 

10 

9 

8 

V CCUV+ 

VCCUV+ 

V CCUV- 

VBSUV+/VBSUV- [V] 

VSBUV+/VSBUV- [V] 

10.0 

9.5 

9.0 

8.5 

8.0 

V BSUV+ 

VBSUV+ 

VCCUV- 

VBS_UV- 

V BSUV- 

7.5 

7 

-40 -20 0 20 40 60 80 100 120 


Figure 30. V CC UVLO Threshold Voltage vs. Temp 

7.0 

-40 -20 0 20 40 60 80 100 120 


Figure 31. V BS UVLO Threshold Voltage vs. Temp. 

ILK [μA] 

[uA] 

2.0 

1.5 

1.0 

0.5 

VB-to-COM=650V 

V B Input Logic Threshold [V] 

2.6 

2.5 

2.4 

2.3 

2.2 

2.1 

2.0 

1.9 

1.8 

1.7 

VCC=VBS=15V 

V =15V 

COM=0V 

VIL(LIN) V (LIN) 

V IL VIL(HIN) 

VIH(HIN) V VIH(LIN) V IH 1.6 

0.0 

-40 -20 0 20 40 60 80 100 120 


Figure 32. VB to COM Leakage Current vs. Temp. 

1.5 

-40 -20 0 20 40 60 80 100 120 


Figure 33. Input Logic Threshold vs. Temp. 



Switching Time Definitions 

HIN 

LIN 

HO 

LO 

t on 

5V 

50% 50% 

t r 

10% 

t off 

90% 90% 

10% 

t f 


HIN 

LIN 

LO 

HO 

90% 

50% 

10% 

DT 

50% 

90% 

DT 

10 

% 



Figure 34. Switching Time Waveforms 

Figure 35. Internal Dead-Time Timing 



Mechanical Dimensions 

8-SOP 

Dimensions are in millimeters (inches) unless otherwise noted. 

#1 

#8 

1.55 ±0.20 

0.061 ±0.008 

0.1~0.25 

MIN 

0.004~0.001 

( 0.56 

) 

0.022 


5.13 

0.202 MAX 

4.92 ±0.20 

0.194 ±0.008 

#4 #5 

0.41 ±0.10 

0.016 ±0.004 

0.006 -0.002 

+0.004 

+0.10 

-0.05 

0.15 

6.00 ±0.30 

0.236 ±0.012 

3.95 ±0.20 

0.156 ±0.008 

1.80 

0.071 

MAX 

MAX0.10 

MAX0.004 

1.27 

0.050 

5.72 

0.225 

0~8° 

0.50 ±0.20 

0.020 ±0.008 

January 2001, Rev. A 

Figure 36. 8-Lead Small Outline Package (SOP) 



TRADEMARKS 

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an 

exhaustive list of all such trademarks. 

ACEx ® 

Across the board. Around the world. 

ActiveArray 

Bottomless 

Build it Now 

CoolFET 

CROSSVOLT 

CTL 

Current Transfer Logic 

DOME 

E 2 CMOS 

EcoSPARK ® 

EnSigna 

FACT Quiet Series 

FACT ® 

FAST ® 

FASTr 

FPS 

FRFET ® 

GlobalOptoisolator 

GTO 

HiSeC 

i-Lo 

ImpliedDisconnect 

IntelliMAX 

ISOPLANAR 

MICROCOUPLER 

MicroPak 

MICROWIRE 

MSX 

MSXPro 

OCX 

OCXPro 

OPTOLOGIC ® 

OPTOPLANAR ® 

PACMAN 

POP 

Power220 ® 

Power247 ® 

PowerEdge 

PowerSaver 

PowerTrench ® 

Programmable Active Droop 

QFET ® 

QS 

QT Optoelectronics 

Quiet Series 

RapidConfigure 

RapidConnect 

ScalarPump 

SMART START 

SPM ® 

SuperFET 

SuperSOT-3 

SuperSOT-6 

SuperSOT-8 

TCM 

The Power Franchise ® 

 

TinyBoost 

TinyBuck 

TinyLogic ® 

TINYOPTO 

TinyPower 

TinyWire 

TruTranslation 

SerDes 

UHC ® 

UniFET 

VCX 

Wire 


DISCLAIMER 

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS 

HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE 

APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER 

ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S 

WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. 

LIFE SUPPORT POLICY 

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR 

SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. 

As used herein: 

1. Life support devices or systems are devices or systems 

which, (a) are intended for surgical implant into the body or 

(b) support or sustain life, and (c) whose failure to perform 

when properly used in accordance with instructions for use 

provided in the labeling, can be reasonably expected to 

result in a significant injury of the user. 

2. A critical component in any component of a life support, 

device, or system whose failure to perform can be 

reasonably expected to cause the failure of the life support 

device or system, or to affect its safety or effectiveness. 

PRODUCT STATUS DEFINITIONS 

Definition of Terms 

Datasheet Identification Product Status Definition 

Advance Information Formative or In Design This datasheet contains the design specifications for product 

development. Specifications may change in any manner without notice. 

Preliminary First Production This datasheet contains preliminary data; supplementary data will be 

published at a later date. Fairchild Semiconductor reserves the right to 

make changes at any time without notice to improve design. 

No Identification Needed Full Production This datasheet contains final specifications. Fairchild Semiconductor 

reserves the right to make changes at any time without notice to improve 

design. 

Obsolete Not In Production This datasheet contains specifications on a product that has been 

discontinued by Fairchild Semiconductor. The datasheet is printed for 

reference information only. 

Rev. I23

FAN7380 Half-Bridge Gate Driver - Fairchild Semiconductor

Create successful ePaper yourself

Delete template?

Save as template?