VerilogA Modeling

More documents

Recommendations

Info

Convergence Hints Since verilog-A models are idealized models they can cause convergence problems In a transient sim use the skipdc option if DC operating point convergence is not achieved by the simulator © Vishal Saxena -8-
Convergence Hints contd. Use initial conditions to help with convergence • ADE L → Simulation → Convergence Aids → Initial Condition Can relax tolerances in the simulator options • ADE L → Simulation → Options → Analog Use common-sense when using idealized elements and models… • Turn on Spectre debug mode to help fix the problem • Look into the convergence related help in the Spectre references (listed later) © Vishal Saxena -9-
Page 1 and 2: Department of Electrical and Comput
Page 3 and 4: Verilog-AMS Verilog-AMS is an exte
Page 5 and 6: Setting cell parameters Select: C
Page 7: Logic Cells Make a local copy of
Page 11 and 12: Dff Code Synopsis contd. Initial st
Page 13 and 14: References and Online Resources Sp
Page 15: References 1. Ken Kundert, “The D

VerilogA Modeling

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?