Rabbit 2000™ Microprocessor - UTN
Rabbit 2000™ Microprocessor - UTN
Rabbit 2000™ Microprocessor - UTN
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
B.3 WaitStatesinCodeMemoryThere are two manifestations of the wait state bug in code memory. If wait states are enabled, thereare certain instructions that will execute incorrectly and there are certain other instructions whoseuse will reduce the length of the output enable signal.B.3.1 Instructions Affected by the Wait State BugIf wait states in code memory are enabled, the 20 instructions in the table below execute incorrectlyand should not be used:Table 1. <strong>Rabbit</strong> 2000 Instructionsset b, (ix+d)res b, (ix+d)bit b, (ix+d)rl (ix+d)rlc(ix+drr (ix+d)rrc (ix+d)sla (ix+d)sra (ix+d)srl (ix+d)set b, (iy+d)res b, (iy+d)bit b, (iy+d)rl (iy+d)rlc(iy+d)rr (iy+d)rrc (iy+d)sla (iy+d)sra (iy+d)srl (iy+d)These instructions work correctly if there are zero wait states. If wait states are desired, equivalentinstructions work without any problem. For example:SRA (IX+8) ; 13 clockscan be replaced by:LD B,(IX+8) ; 9 clocksSRA B ; 4 clocksLD(IX+8),B ; 10 clocksAny of the registers A, H, L, D, E, B, C can be used to hold the intermediate value, so you shouldbe able to find a free register.For:BIT 3,(IX+4) ; 10 clocksuse:LD B,(IX+4) ; 9 clocksBIT 3,B ; 4 clocks66 <strong>Rabbit</strong> 2000 <strong>Microprocessor</strong>